

# VISVESVARAYA NATIONAL INSTITUTE OF TECHNOLOGY (VNIT), NAGPUR

## Digital Hardware Design (ECP312)

### Lab Report

Submitted by:
Riya Deshpande(BT20ECE029)
Chinmay Patil (BT20ECE074)
Vedan Shet (BT20ECE093)
Valerian Minz(BT20ECE108)
Semester 6

Submitted to :

Dr. Anamika Singh
(Lab Instructor)
Department of Electronics and Communication Engineering,
VNIT Nagpur

## Contents

1	Convolution on FPGA			
	1.1	Theory	2	
	1.2	Code	2	
	1.3	Conclusion	5	
	1.4	Screenshots	б	

#### Convolution on FPGA

1.1 Theory: Field Programmable Gate Arrays (FPGAs) are semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs can be reprogrammed to desired application or functionality requirements after manufacturing. This feature distinguishes FPGAs from Application Specific Integrated Circuits (ASICs), which are custom manufactured for specific design tasks. Although one-time programmable (OTP) FPGAs are available, the dominant types are SRAM based which can be reprogrammed as the design evolves. Convolution is a mathematical operation on two functions (f and g) that produces a third function (f\*g) that expresses how the shape of one is modified by the other. The term convolution refers to both the result function and to the process of computing it. It is defined as the integral of the product of the two functions after one is reflected about the y-axis and shifted. The choice of which function is reflected and shifted before This can be similarly be applied to discrete sequences the integral does not change the integral result. The integral is evaluated for all values of shift, producing the convolution function.

#### 1.2 <u>Code</u>:

#### Convolution Code with comments

```
module convolution (data, arraysel, possel, oppossel, Y, on1, on2);
  input [3:0] data;
  input arraysel;
  input [1:0] possel;
  input [2:0] oppossel;
  output reg [7:0]Y;
   A[3:0];
  reg [3:0] B[3:0] ;
   always @(data, arraysel, possel) //to enter data in reg
11
12
            if (arraysel = 0) // to enter data in A
13
                begin
14
                     case (possel)
15
                         2'b00: A[0] \le data;
16
                         2'b01: A[1] \le data;
17
                         2'b10: A[2] \le data;
18
                         2'b11: A[3] \le data;
19
20
                     endcase
```

```
end
21
                       // to enter data in B
               else
22
                     begin
23
                           case ( possel )
24
                                2\,{}^{{}^{\backprime}}b00:\ B\,[\,0\,]\ \le\ data\,;
25
                                2'b01: B[1] \le data;
26
                                2'b10: B[2] \le data;
27
                                2'b11: B[3] \leq data;
28
29
                           endcase
                     end
30
         end
31
32
   integer i = 0;
33
    reg [1:0] sel1;
34
35
   always @(negedge on1)
36
    begin
37
         C[0] = 8'd0;
38
         C[1] = 8'd0;
39
         C[2] = 8'd0;
40
         C[3] = 8'd0;
41
         C[4] = 8'd0;
42
         C[5] = 8'd0;
43
         C[6] = 8'd0;
44
          for (i=0; i<4; i=i+1)
45
         begin
46
               C[i] = A[0] * B[i] + C[i];
47
               C[i+1] = A[1]*B[i] + C[i+1];
48
               C[i+2] = A[2]*B[i] + C[i+2];
49
               C[i+3] = A[3]*B[i] + C[i+3];
50
         end
51
   end
52
    always @(oppossel)
53
    begin
54
          case(oppossel)
55
               3'b000: Y \le C[0];
               3'b001: Y \leq C[1];
57
               3'b010: Y \le C[2];
58
               3'b011: Y \leq C[3];
59
               3'b100: Y \leq C[4];
60
               \begin{array}{ll} 3\,'\,b\,10\,1\,; & Y \, \leq \, C\,\big[\,5\,\big]\,; \\ 3\,'\,b\,11\,0\,; & Y \, \leq \, C\,\big[\,6\,\big]\,; \end{array}
61
62
               3'b111: Y \leq C[3];
63
          endcase
   end
65
   endmodule
```

#### Test Bench Code with comments

```
`timescale 100ns/1ns
  module test;
2
3
  reg [3:0] data;
  reg arraysel;
  reg [1:0] possel;
  reg [2:0] oppossel;
   reg on1;
   reg on2;
   wire [7:0]Y;
   convolution DUT (data, arraysel, possel, oppossel, Y, on1, on2);
11
   initial
13
       \#1 \text{ arraysel}=1'b0 ; possel=2'b00 ; data= 4'b0001 ;
14
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
15
       #1 arraysel=1'b0 ; possel=2'b01 ; data= 4'b0001 ;
16
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
17
       #1 arraysel=1'b0 ; possel=2'b10 ; data= 4'b0001 ;
18
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
19
       #1 arraysel=1'b0 ; possel=2'b11 ; data= 4'b0001 ;
20
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
21
       #1 arraysel=1'b1; possel=2'b00; data= 4'b0001;
22
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
23
       #1 arraysel=1'b1 ; possel=2'b01 ; data= 4'b0001 ;
24
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
25
       \#1 \text{ arraysel}=1'b1 ; possel=2'b10 ; data= 4'b0001 ;
26
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
27
       #1 arraysel=1'b1 ; possel=2'b11 ; data= 4'b0001 ;
28
                 oppossel = 3'b111; on1=1'b1; on2=1'b1;
29
       \#1 \text{ on } 2 = 1'b0;
30
       \#1 \text{ on } 2 = 1'b1;
31
       \#1 \text{ on } 1 = 1'b0;
32
33
       \#1 \text{ on } 1 = 1 \text{ 'b1};
       #1 oppossel=3'b000;
34
       #1 oppossel=3'b001;
35
       \#1 \text{ oppossel}=3'b010;
36
       #1 oppossel=3'b011;
37
       \#1 \text{ oppossel}=3'b100;
38
       \#1 \text{ oppossel}=3'b101;
39
       \#1 \text{ oppossel}=3'b110;
40
       \#1 \text{ oppossel}=3'b111;
41
       end
42
  endmodule
```

1.3 Conclusion: The program is tested for two arrays of length 4 given by  $A = 1 \ 1 \ 1 \ 1$  and  $B = 1 \ 1 \ 1 \ 1$  which gives the result as  $C = 1 \ 2 \ 3 \ 4 \ 3 \ 2 \ 1$  which is correct and of length 7. This is a purely combinational circuit which makes use of two always block to process the inputs, perform the calculations and display the results in binary with help of LED's. The input is taken with help of switches where 4 are dedicated for the 4 bit data in of each element while 1 switch is for selecting the array and 2 switches for selecting the position of the element in each array. The last 3 switches are dedicated to select the output which is to be displayed.

#### 1.4 Screenshots:




Figure 1: Test bench simulation of convolution