

DAY-2 #100DAYSRTL

"Aim":- To verify the Clock divider (by clk/2n) using System Verilog

"System Verilog Code":-

Design:-

```
//Author:- Chinna Venkata Narayana Reddy
//Date:-28/08/2023
module ClockDividerBy2n(
    input rst, clk, en,
    output div2, div4, div8, div16
);
    reg [3:0] count;
    always @(posedge clk or posedge rst) begin
        if (rst)
            count \leq 0;
        else if (en) begin
            if (count == 4'd15)
                count <= 0;
                count <= count + 1;</pre>
        end
    end
    assign div2 = count[0];
    assign div4 = count[1];
    assign div8 = count[2];
    assign div16 = count[3];
endmodule
```

Interface:-

```
interface ClkDiv_if;
 logic rst,clk,en;
 logic div2,div4,div8,div16;
endinterface
```

Transaction:-

```
1 class transaction;
       rand bit rst,en;
3
       bit div2, div4, div8, div16;
           constraint r_n{
    en dist {0:/50,1:/50};
4
5
6
                rst dist{0:/50,1:/50}
           function void display(input string name);
                $display("rst=%b,en=%b,div2=%b,div4=%b,div8=%b,div16=%b",rst,en,div2,div4,div8,div16);
9
10 endfunction
11 function transaction copy();
12
       copy =new();
13
       copy.rst=this.rst;
14
       copy.en=this.en;
15
       copy.div2=this.div2;
       copy.div4=this.div4;
16
17
       copy.div8=this.div8;
18
       copy.div16=this.div16;
19 endfunction
20 endclass
```

Generator:-

```
1 class generator;
       transaction tr;
3
       mailbox (transaction) mbx;
       mailbox (transaction) mbxref;
5
       int count;
6
       event sconex;
       event done;
8
9
       function new(mailbox (transaction) mbx, mailbox (transaction) mbxref);
           this.mbx = mbx;
10
           this.mbxref = mbxref;
11
12
           tr = new();
13
       endfunction
14
       task run();
15
           repeat (count) begin
16
                for (int i = 0; i < 10; i++) begin
17
                    assert(tr.randomize()) else $error("[GEN]:Randomization Failed");
18
19
                    mbx.put(tr.copy);
                    mbxref.put(tr.copy);
tr.display("GEN");
20
21
                    @(sconex);
                end
24
           end
25
            -> done;
       endtask
26
  endclass;
27
```

Driver:-

```
class driver;
transaction tr;
mailbox (transaction) mbx;
virtual clkDiv_if vif;
function new(mailbox (transaction) mbx);
this.mbx=mbx;
endfunction
task reset();
vif.rst<=1'b1;
repeat (5) @(posedge vif.clk);
vif.rst<<0;
@(posedge vif.clk);
$display("[DRV]:Reset Done");
endtask
task run();
forever begin
mbx.get(tr);
vif.en<=tr.en;
tr.display("DRV");
@(posedge vif.clk);
end
endtask
endclass

endclass
```

Monitor:-

```
1 class monitor;
          transcation tr;
         mailbox(transcation) mbx; virtual clkDix_if vif;
 3
    function new(mailbox #(transaction) mbx);
          this.mbx=mbx;
    endfunction
 8 task run();
          tr=new():
10
          forever begin
               @(posedge vif.clk);
@(posedge vif.clk);
tr.div2=vif.div2;
11
13
               tr.div4=vif.div4;
tr.div8=vif.div8;
tr.div16=vif.div16;
14
15
16
               mbx.put(tr);
tr.display("MON");
19
20 endtask
21 endclass
```

Scoreboard:-

```
1 class scoreboard;
2 transact:
       transaction tr;
       mailbox #(transaction) mbx;
       mailbox #(transaction) mbxref;
       marribbx #(transaction) mbxref;
event sconext;
function new(mailbox #(transaction) mbx, mailbox #(transaction) mbxref);
    this.mbx = mbx;
    this.mbxref = mbxref;
5
6
7
8
9
10
11
12
13
14
15
16
17
18
       endfunction
       task run();
forever begin
                mbx.get(tr);
                $display("[SCO] : DATA MISMATCHED");
19
                ->sconext:
            end
       endtask
   endclass
```

Environment:-

```
1 class environment;
              generator gen;
scoreboard sco;
            monitor mon;
driver drv;
event next;
mailbox #(transaction) gdmbx; ///gen - drv
mailbox #(transaction) msmbx; /// mon - sco
mailbox #(transaction) mbxref; ///// gen -> sco
virtual clk_Div_if vif;
function new(virtual clk_Div_if vif);
gdmbx=new();
mbxmenew();
              monitor mon;
9
10
11
12
13
14
15
16
17
18
19
                  msmbx=new(),
mbxref=new();
gen=new(gdmbx,mbxref);
sco=new(msmbx,mbxref);
this.vif=vif;
drv.vif=this.vif;
mon.vif=this.vif;
                   gen.sconext=next;
              sco.sconext=next;
endfunction
             task pre_test();
  drv.reset();
endtask
task test();
fork
23
24
25
26
27
28
29
              fork
                   gen.run();
                  drv.run();
mon.run();
sco.run();
             join_any
endtask
              task post_test();
wait(gen.done.triggered);
$finish();
              endtask
task run();
              pre_test();
test();
post_test();
endtask
43 endclass
```

Testbench Top:-

```
1 module tb;
      reg clk,rst;
wire div2,div4,div8,div16;
ClockDividerBy2n Dut(.rst(0),.clk(clk),.en(1),.div2(div2),.div4(div4),.div8(div8),.div16(div16));
initial clk=0;
always #5 clk=~clk;
anvironment onvi
5
7
       environment env;
       initial begin
         env=new(vif);
         env.gen.count=30;
env.run();
10
11
12
13
       end
       initial begin
  $dumpfile("dump.vcd");
14
15
          $dumpvars;
16
17 endmodule
```