



## DAY-21


### #100DAYSRTL

“**Aim**”:-To Design a MUX that acts as an Asynchronous PISO


“**Design Code**”:-

```
module Mux #(parameter N = 32, M = 5) ( //M=log2(M)
    input [N-1:0] A, //Parallel Data as input
    input [M-1:0] S,
    output reg Y // Serial Data as output
);
always @(*) begin
    for(int i=0;i<N;i++) begin
    case (S)
    i:Y=A[i];
    endcase
    end
    end
endmodule
```

“**Schematics**”:-



“**Waveforms**”:-



## “Console”:-

[illegible]

## Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

<b>Total On-Chip Power:</b>	<b>0.441 W</b>
<b>Design Power Budget:</b>	<b>Not Specified</b>
<b>Power Budget Margin:</b>	<b>N/A</b>
<b>Junction Temperature:</b>	<b>25.8°C</b>
Thermal Margin:	59.2°C (31.2 W)
Effective $\theta_{JA}$ :	1.9°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

