



## DAY-16 #100DAYSRTL

"Aim":- To Design BCD to a seven-segment display Decoder "Verilog Code":-




```
module BCD SevenSegment(input [3:0] Data_in,
output reg a,b,c,d,e,f,g);
always @(*) begin
case (Data in)
4'd0:begin a=1;b=1;c=1;d=1;e=1;f=1;g=0;end
4'd1:begin a=0;b=1;c=1;d=0;e=0;f=0;g=0;end
4'd2:begin a=1;b=1;c=0;d=1;e=1;f=0;g=1;end
4'd3:begin a=1;b=1;c=1;d=1;e=0;f=0;g=1;end
4'd4:begin a=0;b=1;c=1;d=0;e=0;f=1;g=1;end
4'd5:begin a=1;b=0;c=1;d=1;e=0;f=1;g=1;end
4'd6:begin a=0;b=0;c=1;d=1;e=1;f=1;g=1;end
4'd7:begin a=1;b=1;c=1;d=0;e=0;f=0;g=0;end
4'd8:begin a=1;b=1;c=1;d=1;e=1;f=1;g=1;end
4'd9:begin a=1;b=1;c=1;d=0;e=0;f=1;g=1;end
default:begin a=0;b=0;c=0;d=0;e=0;f=0;g=0;
end
endcase
end
endmodule
```

## "Schematics":-



## "Waveforms":-



## "Console Results":-

```
data_in= 3,a=1,b=1,c=1,d=1,e=0,f=0,g=1
data_in= 4,a=0,b=1,c=1,d=0,e=0,f=1,g=1
data_in= 8,a=1,b=1,c=1,d=1,e=1,f=1,g=1
data_in= 0,a=1,b=1,c=1,d=1,e=1,f=1,g=0
data_in= 7,a=1,b=1,c=1,d=0,e=0,f=0,g=0
data_in= 3,a=1,b=1,c=1,d=1,e=0,f=0,g=1
data_in= 1,a=0,b=1,c=1,d=0,e=0,f=0,g=0
data_in= 0,a=1,b=1,c=1,d=1,e=1,f=1,g=0
data_in= 4,a=0,b=1,c=1,d=0,e=0,f=1,g=1
data_in= 9,a=1,b=1,c=1,d=0,e=0,f=1,g=1
```