

DAY-20 #100DAYSRTL

"Aim":- To Design the Arithmetic Logic unit (ALU) which performs 16 operations


"Design Code":-

```
module ALU(input [7:0] a,b,input [3:0] comm,output reg [15:0] out);

parameter ADD=4'b0000,INC=4'b0001,SUB= 4'b0010, DEC = 4'b0011, MUL = 4'b0100, DIV = 4'b0101, SHL = 4'b0110,SHR = 4'b0111, AND = 4'b1000;

parameter OROperation=4'b1001,INV= 4'b1010,NANDOperation=4'b1011,NOROperation=4'b1110,XOROperation=4'b1111,
      4'b00000 : out = a + b;
     4'b0001 : out = a + 1;
      4'b0010 : out = a - b;
      4'b0011 : out = a - 1;
      4'b0100 : out = a * b;
      4'b0110 : out = a << b;
      4'b0111 : out = a >> b;
      4'b1000 : out = a & b;
      4'b1001 : out = a | b;
      4'b1011 : out = ~(a & b);
     4'b1100 : out = ~(a | b);
4'b1101 : out = a ^ b;
     4'b1110 : out = ~(a ^ b);
      4'b1111 : out = a;
     default: out = 16'hzzzz;
    end
   endmodule
```

"Schematics":-



"Waveforms":-

> W a[7:0]	143	36	99	101	13	237	198	229	143	232	189
> ™ b[7:0]	242	129	13	18	118	140	197	119	242	197	45
> v comm[3:0]	14	9	13	1	13	9	10	2	14	12	5
> V out[15:0]	65410	165	110	102	123	237	65337	110	5410	65298	4