

DAY-8 #100DAYSRTL

"Aim":- To Verify the 4-bit carry look ahead adder using System Verilog Layered Testbenches

"System Verilog Testbenches":-

Design:-

```
module FA(input a,b,cin,output C,S);
        assign {C,S}=a+b+cin;
endmodule
module CLHA(input [3:0] A,B,output [4:0] result);
          wire [4:0] Ci;
          wire [3:0] Gi, Pi;
          wire [3:0] Sum;
          //Full adders
          FA FA1(A[0],B[0],Ci[0],carry,Sum[0]);
          FA FA2(A[1],B[1],Ci[1],carry,Sum[1]);
          FA FA3(A[2],B[2],Ci[2],carry,Sum[2]);
          FA FA4(A[3],B[3],Ci[3],carry,Sum[3]);
          //carry propagate terms
          assign Pi[0]=A[0]|B[0];
          assign Pi[1]=A[1]|B[1];
          assign Pi[2]=A[2]|B[2];
          assign Pi[3]=A[3]|B[3];
          //carry generate terms
          assign Gi[0]=A[0]&B[0];
          assign Gi[1]=A[1]&B[1];
          assign Gi[2]=A[2]&B[2];
          assign Gi[3]=A[3]&B[3];
          //Carry terms
          assign Ci[0]=1'b0;
          assign Ci[1]=Gi[0] | (Ci[0] & Pi[0]);
          assign Ci[2]=Gi[1] | (Ci[1] & Pi[1]);
          assign Ci[3]=Gi[2] | (Ci[2] & Pi[2]);
          assign Ci[4]=Gi[3] | (Ci[3] & Pi[3]);
          //Result
          assign result={Ci[4],Sum};
 endmodule
```

Interface:-

```
interface CLAA vif;
  logic [3;0] A,B;
  logic Cin;
  logic [4:0] Result;
endinterface
```

Transaction:-

```
class transaction;
  rand bit [3:0] A;
  rand bit [3:0] B;
  rand bit Cin;
  bit [4:0] result;

function new();
  A = $random;
  B = $random;
  Cin = $random;
  endfunction

function void display();
   $display("Transaction: A=%h, B=%h, Cin=%b, Result=%h", A, B, Cin, result);
  endfunction
endclass
```

Generator:-

```
class generator;
  mailbox #(transaction) mbx;
  event done;
  function new(mailbox #(transaction) mbx);
    this.mbx = mbx;
  endfunction
  task run(int count);
    repeat (count) begin
      transaction tr = new();
      tr.result = tr.A + tr.B + tr.Cin;
      mbx.put(tr);
      tr.display();
    end
    ->done;
  endtask
endclass.
```

Driver:-

```
class driver;
  mailbox #(transaction) mbx;
virtual CLAA vif;
              CLAA vif;
  function new(mailbox #(transaction) mbx);
    this.mbx
                  mbx:
  endfunctio
  task run();
     transaction tr;
     forever begin
       mbx.get(tr);
       vif.A = tr.A;
vif.B = tr.B;
       vif.Cin = tr.Cin;
       #1:
       tr.result = vif.result;
tr.display();
  endtask
endclass
```

Monitor:-

```
1
  class monitor;
2
     transaction tr;
3
     mailbox (transaction) mbx;
4
     virtual
               CLAA vif;
     function new(mailbox (transaction) mbx);
5
       this.mbx=mbx;
6
7
     endfunction
8
     task run();
9
       tr=new();
       forever begin
10
11
         tr.Result<=vif.Result;
         mbx.put(tr);
tr.display("Mon");
12
13
14
       end
15
     endtask
16 endclass
```

Scoreboard:-

```
class scoreboard;
  mailbox #(transaction) mbx;
  mailbox #(transaction) mbxref;
  event sconext;

function new(mailbox #(transaction) mbx, mailbox #(transaction) mbxref);
  this.mbx = mbx;
  this.mbxref = mbxref;
  endfunction

task run();
  forever begin
    transaction tr;
  transaction trref;
    mbx.get(tr);
    mbxref.get(trref);
    tr.display();
    if (tr.result === trref.result)
        Sdisplay("[SCO] : DATA MATCHED");
    else
        Sdisplay("[SCO] : DATA MISMATCHED");
    ->sconext;
  end
  endtask
endclass
```

Environment:-

```
1 class environment;
    generator gen;
    scoreboard sco;
    monitor mon;
    driver drv;
    event next;
    mailbox #(transaction) gdmbx; ///gen - drv
    mailbox #(transaction) msmbx; /// mon - sco
    mailbox #(transaction) mbxref; //// gen -> sco
    virtual CLAA vif;
    function new(virtual clk_Div_if vif);
    gen=new();
    msmbx=new();
    msmbx=new();
    function this vif=vif;
    drv.vif=this.vif;
    mon.vif=this.vif;
    gen.sconext=next;
    sco.sconext=next;
    sco.sconext=next;
    endfunction
    task pre_test();
    drv.reset();
    endtask
    task test();
    fork
    gen.run();
    drv.run();
    mon.run();
    sco.run();
    join_any
    endtask
    task post_test();
    wait(gen.done.triggered);
    Sfinish();
    redtask
    task run();
    pre_test();
    test();
    post_test();
    test();
    post_test();
    endtask
    task run();
    pre_test();
    test();
    post_test();
    endtask
    task run();
    post_test();
    post_test();
    endtask
    task run();
    post_test();
    endtask
    task run();
    post_test();
    endtask
    task run();
    post_test();
    endtask
    task run();
    post_test();
    endtask
    endclass
```

TopModule:-

```
module tb;
  RCA_IF vif();
  RCA dut (vif);
  environment env;
  initial begin
    env = new(vif);
    env.gen.count = 30;
    env.run();
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
  end
endmodule
```