


DAY-42 #100DAYSRTL


"Aim":-To design a synchronous 32 bit depth FIFO

"Design Code":-




```
module fifo( input clock, rd, wr,output full, empty,input [7:0] data in,output reg [7:0] data out, input rst);
reg [7:0] mem [31:0];
reg [4:0] wr_ptr;
reg [4:0] rd ptr;
always@(posedge clock)
if (rst == 1'b1)
begin
 data_out <= 0;
 rd ptr <= 0;
 wr_ptr <= 0;
for(int i = 0; i < 32; i++) begin
mem[i] \le 0;
 end
 else
if ((wr == 1'b1) && (full == 1'b0))
mem[wr_ptr] <= data in;</pre>
wr_ptr = wr_ptr + 1;
if((rd == 1'b1) && (empty == 1'b0))
data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
end
end
assign empty = ((wr_ptr - rd_ptr) == 0) ? 1'b1 : 1'b0;
assign full = ((wr_ptr - rd_ptr) == 31) ? 1'b1 : 1'b0;
|endmodule
```


"Waveforms":-



"Elaborated Design":-



"Implemented Design":-



Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 5.298 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 35.0°C

Thermal Margin: 50.0°C (26.4 W)

Effective &JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

