



DAY-4

#100DAYSRTL

“Aim”:- To Verify the Clock divider (by clk/odd) using System Verilog Layered Testbenches

“System Verilog Testbenches”:-

Design:-

```
//Author:- Chinna Venkata Narayana Reddy
//Date:-28/08/2023
module ClockDividerBy3n(
    input rst, clk,
    output fby3, fby5, fby9
);
    reg [3:0] count, dout;
    always @(posedge clk or posedge rst) begin
        if (rst)
            count <= 0;
        else begin
            if (count == 4'd15)
                count <= 0;
            else
                count <= count + 1;
        end
    end
    always @(negedge clk) begin
        if (rst)
            dout <= 0;
        else
            dout <= count;
        end
    assign fby3 = count[0] || dout[0];
    assign fby5 = count[1] || dout[1];
    assign fby9 = count[2] || dout[2];
endmodule
```

Interface:-

```
1 interface Clk_Div_odd_if;
2     logic rst, clk;
3     logic div3, div5, div9;
4 endinterface
```

Transaction:-

```
1 class transaction;
2     rand bit rst;
3     bit div3,div5,div9;
4     function void display(input string name);
5         $display("rst=%b,div3=%b,div5=%b,div9=%b",rst,div3,div5,div9);
6     endfunction
7     function transaction copy();
8         copy=new();
9         copy.rst=this.rst;
10        copy.div3=this.div3;
11        copy.div5=this.div5;
12        copy.div9=this.div9;
13    endfunction
14 endclass
```

Generator:-

```
1 class generator;
2     transaction tr;
3     int count;
4     event sconext;
5     event done;
6     mailbox (transaction) mbx;
7     mailbox (transaction) mbxref;
8     function new(mailbox (transaction) mbx,mailbox (transaction) mbxref);
9         this.mbx=mbx;
10        this.mbxref=mbxref;
11    endfunction
12    task run();
13        repeat (count) begin
14            for(int i=0;i<10;i++) begin
15                mbx.put(tr.copy);
16                mbxref.put(tr.copy);
17                tr.display("Gen");
18                @(sconext);
19            end
20        end
21        ->done
22    endtask
23 endclass
```

Driver:-

```
1 class driver ;
2     transaction tr;
3     mailbox (transaction) mbx;
4     virtual Clk_Div_odd_if vif;
5     function new(mailbox (transaction) mbx);
6         this.mbx=mbx;
7     endfunction
8     task reset();
9         vif.rst<=1'b1;
10        repeat (5) @(posedge vif.clk);
11        vif.rst<=1'b0;
12        @(posedge vif.clk);
13        $display("[DRV]:Reset done");
14    endtask
15    task run();
16        forever begin
17            mbx.get(tr);
18            tr.display("DRV");
19            @(posedge vif.clk);
20        end
21    endtask
22 endclass
```

Monitor:-

```
1 class monitor;
2     transaction tr;
3     mailbox (transaction) mbx;
4     virtual clk_div_by_odd vif;
5     function new(mailbox (transaction) mbx);
6         this.mbx=mbx;
7     endfunction
8     task run();
9         tr=new();
10    forever begin
11        @(posedge vif.clk);
12        @(posedge vif.clk);
13        tr.div3=vif.div3;
14        tr.div5=vif.div5;
15        tr.div9=vif.div9;
16        mbx.put(tr);
17        tr.display("MON");
18    end
19 endtask
20 endclass
```

Scoreboard:-

```
1 class scoreboard;
2 transaction tr;
3 mailbox (transaction) mbx;
4 mailbox (transaction) mbxref;
5 event sconext;
6 function new(mailbox (transaction) mbx,mailbox (transaction) mbxref);
7 this.mbx=mbx;
8 this.mbxref=mbxref;
9 endfunction
10 task run();
11 forever begin
12 mbx.get(tr);
13 mbx.get(tr);
14 tr.display("SCO");
15 if(tr.div3==tr.di2ref && tr.div3==tr.di2ref && tr.div3==tr.di2ref)
16 $display("Data matched");
17 else
18 $display("Data Not matched");
19 ->sconext;
20 end
21 endtask
22 endclass
```

Environment:-

```
1 class environment;
2 generator gen;
3 scoreboard sco;
4 monitor mon;
5 driver drv;
6 event next;
7 mailbox #(transaction) gdmbox; ///gen - drv
8 mailbox #(transaction) msmbx; /// mon - sco
9 mailbox #(transaction) mbxref; /// gen -> sco
10 virtual clk_Div_if vif;
11 function new(virtual clk_Div_if vif);
12 gdmbox=new();
13 msmbx=new();
14 mbxref=new();
15 gen=new(gdmbox,mbxref);
16 sco=new(msmbx,mbxref);
17 this.vif=vif;
18 drv.vif=this.vif;
19 mon.vif=this.vif;
20 gen.sconext=next;
21 sco.sconext=next;
22 endfunction
23 task pre_test();
24 drv.reset();
25 endtask
26 task test();
27 fork
28 gen.run();
29 drv.run();
30 mon.run();
31 sco.run();
32 join_any
33 endtask
34 task post_test();
35 wait(gen.done.triggered);
36 $finish();
37 endtask
38 task run();
39 pre_test();
40 test();
41 post_test();
42 endtask
43 endclass
```

TopModule:-

```
1 module topmodule;
2 reg clk,rst;
3 wire div3,div5,div9;
4 Clk_Div_by_odd DUT(.rst(0),.clk(clk),.div3(div3),.div5(div5),.div9(div9));
5 initial clk=0;
6 always #5 clk=~clk;
7 environment env;
8 initial begin
9 env=new(vif);
10 env.gen.count(30);
11 env.run();
12 end
13 initial begin
14 $dumpfile("file.vcd");
15 $dumpvars;
16 end
17 endmodule
```