


## DAY-12 #100DAYSRTL

"Aim":- To Design the 4bit Gray to Binary converter and Binary to Gray converter Verilog

## "Verilog Code":-

```
5 module B G(
 input [3:0] data_in,
 input en,
 output reg [3:0] BinaryCode, GrayCode
.
Palways @(*) begin
if (en) begin //Gray to Binary Converter
  BinaryCode[3]=data_in[3];
  BinaryCode[2]=BinaryCode[3]^data_in[2];
  BinaryCode[1]=BinaryCode[2]^data_in[1];
  BinaryCode[0]=BinaryCode[1]^data_in[0];
  GrayCode=data in;
\exists else begin //Binary to Gray converter
  GrayCode[3]=data in[3];
  GrayCode[2]=data_in[3]^data_in[2];
  GrayCode[1]=data_in[2]^data_in[1];
  GrayCode[0]=data_in[1]^data_in[0];
  BinaryCode=data_in;
```

## "Schematics":-



## "Waveforms":-

