



## DAY-15


### #100DAYSRTL

**“Aim”:-** To Design the Encoder that converts Decimal, Octal, and Hexadecimal into binary values.

**“Verilog Code”:-**

```
module Encoder(
    input [15:0] in,
    input [1:0] sel,
    output reg [3:0] binary_result
);
always @(*) begin
    case(sel)
        2'b00:begin //Octal to binary
            binary_result[3]=0;
            casex(in)
                16'b0000000000000001:binary_result[2:0]=3'b000;
                16'b0000000000000010:binary_result[2:0]=3'b001;
                16'b0000000000000011:binary_result[2:0]=3'b010;
                16'b0000000000000100:binary_result[2:0]=3'b011;
                16'b0000000000001000:binary_result[2:0]=3'b100;
                16'b0000000000010000:binary_result[2:0]=3'b101;
                16'b0000000000100000:binary_result[2:0]=3'b110;
                16'b0000000010000000:binary_result[2:0]=3'b111;
            default : binary_result=4'b0000;
            endcase
        end
        2'b10:begin
            casex(in) //HexaDecimal to binary
                16'b0000000000000001:binary_result=4'b0000;
                16'b0000000000000010:binary_result=4'b0001;
                16'b0000000000000011:binary_result=4'b0010;
                16'b0000000000000100:binary_result=4'b0011;
                16'b0000000000001000:binary_result=4'b0100;
                16'b0000000000010000:binary_result=4'b0101;
                16'b0000000000100000:binary_result=4'b0110;
                16'b0000000010000000:binary_result=4'b0111;
                16'b0000000100000000:binary_result=4'b1000;
                16'b0000001000000000:binary_result=4'b1001;
                16'b0000001000000001:binary_result=4'b1010;
                16'b0000001000000010:binary_result=4'b1011;
                16'b0000001000000100:binary_result=4'b1100;
                16'b0000001000000101:binary_result=4'b1101;
                16'b0000001000001000:binary_result=4'b1110;
                16'b0000001000010000:binary_result=4'b1111;
            default : binary_result=4'b0000;
            endcase
        end
        2'b01: begin
            casex(in) //Decimal to binary
                16'b0000000000000001:binary_result=4'b0000;
                16'b0000000000000010:binary_result=4'b0001;
                16'b0000000000000011:binary_result=4'b0010;
                16'b0000000000000100:binary_result=4'b0011;
                16'b0000000000001000:binary_result=4'b0100;
                16'b0000000000010000:binary_result=4'b0101;
                16'b0000000000100000:binary_result=4'b0110;
                16'b0000000010000000:binary_result=4'b0111;
                16'b0000000100000000:binary_result=4'b1000;
                16'b0000001000000000:binary_result=4'b1001;
            default : binary_result=4'b0000;
            endcase
        end
        2'b11:binary_result=0;
    endcase
end
endmodule
```

## “Schematics”:-



## “Waveforms”:-

0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	60.000 ns
000000000101...	000000000010...	0000000001100100	000000000100...	0000000001011001	000000000111...	0000000111001001
01	00	10	01	00	10	11
6	5			6		0