


DAY-22 #100DAYSRTL

"Aim":-To Design a DEMUX that acts as an Asynchronous SIPO using System Verilog Design style

"Design Code":-

```
module Mux # (parameter N = 32, M = 5) ( //M=log2(M)
    input A, //Parallel Data as input
    input [M-1:0] S,
    output reg [N-1:0] Y // Serial Data as output
!);
always @(*) begin
for(int i=0;i<N;i++) begin
for (int j=0;j<N;j++) begin
case (S)
i:begin
        Y[j]=0;
        if(i==j) Y[i]=A;
  end
endcase
iend
end
end!
endmodule
```

"Schematics":-



"Console":-

Completed

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.292 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 27.4°C

Thermal Margin: 57.6°C (30.4 W)

Effective θJA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

