

DAY-4 #100DAYSRTL

"Aim":- To Verify the Clock divider (by clk/odd) using System Verilog Layered Testbenches

"System Verilog Testbenches":-

Design:-

```
//Author:- Chinna Venkata Narayana Reddy
!//Date:-28/08/2023
module ClockDividerBy3n(
   input rst, clk,
   output fby3,fby5,fby9
reg [3:0] count, dout;
    always @(posedge clk or posedge rst) begin
       if (rst)
            count <= 0;
        else begin
            if (count == 4'd15)
               count <= 0;
                count <= count + 1;
    always @(negedge clk) begin
   if(rst)
    dout<=0;
    else
    dout <= count;
    assign fby3=count[0]||dout[0];
    assign fby5=count[1]||dout[1];
    assign fby9=count[2]||dout[2];
```

Interface:-

```
interface Clk_Div_odd_if;
logic rst,clk;
logic div3,div5,div9;
endinterface
```

Transaction:-

```
class transaction;
rand bit rst;
bit div3,div5,div9;
function void display(input string name);
$\frac{\text{sdisplay("rst=\text{%b},div5=\text{%b},div9=\text{%b}",rst,div3,div5,div9});}{\text{endfunction}};
copy_enew();
copy_enew();
copy_opy_rst=this.rst;
copy_div3=this.div3;
copy_div5=this.div5;
copy_div5=this.div5;
endfunction
endclass
```

Generator:-

Driver:-

```
class driver;
transaction tr;
mailbox (transaction) mbx;
virtual clk_Div_odd_if vif;
function new(mailbox (transaction) mbx);
this.mbx=mbx;
endfunction
task reset();
vif.rst<=l'b1;
repeat (5) @(posedge vif.clk);
vif.rst<=l'b0;
@(posedge vif.clk);
sdisplay("[DRV]:Reset done");
endtask
task run();
forever begin
mbx.get(tr);
tr.display("DRV");
@(posedge vif.clk);
end
c(posedge vif.clk);
end
endtask
endclass
```

Monitor:-

```
1 class monitor;
2 transaction tr;
3 mailbox (transaction) mbx;
4 virtual clk_div_by_odd vif;
5 function new(mailbox (transaction) mbx);
6 this.mbx=mbx;
7 endfunction
8 task run();
9 tr=new();
10 forever begin
11 @(posedge vif.clk);
12 @(posedge vif.clk);
13 tr.div3=vif.div3;
14 tr.div5=vif.div5;
15 tr.div9=vif.div9;
16 mbx.put(tr);
17 tr.display("MON");
18 end
19 endtask
20 endclass
```

Scoreboard:-

```
1 class scoreboard;
2 transaction tr;
3 mailbox (transaction) mbx;
4 mailbox (transaction) mbxref;
5 event sconext;
6 function new(mailbox (transaction) mbx, mailbox (transaction) mbxref);
7 this.mbx=mbx;
8 this.mbxref=mbxref;
9 endfunction
10 task run();
11 forever begin
12 mbx.get(tr);
13 mbx.get(tr);
tr.display("SCO");

if(tr.div3==tr.di2ref && tr.div3==tr.di2ref && tr.div3==tr.di2ref)
16 $display("Data matched");
17 else
18 $display("Data Not matched");
19 ->sconext;
20 end
21 endtask
22 endclass
```

Environment:-

```
| | class environment; | generator gen; | scoreboard sco; | monitor mon; | driver drv; | event next; | mailbox #(transaction) msmbx; ///gen - drv mailbox #(transaction) msmbx; /// mon - sco mailbox #(transaction) msmbx; /// gen -> sco virtual clk_Div_if vif; | gdmbx=new(); | gdmbx=new(); | msmbx=new(); | msmbx=new(); | gen=new(gdmbx,mbxref); | sco=new(msmbx,mbxref); | this.vif=vif; | drv.vif=this.vif; | gen.sconext=next; | sco.sconext=next; | sco.sconext=next; | endfunction task pre-test(); | endtask task test(); | fork gen.run(); | drv.run(); | gen.run(); | drv.run(); | gen.run(); | drv.run(); | gen.run(); | drv.run(); | gen.run(); |
```

TopModule:-

```
module topmodule;
reg clk,rst;
wire div3,div5,div9;
Clk_Div_by_odd DUT(.rst(0),.clk(clk),.div3(div3),.div5(div5),.div9(div9));
initial clk=0;
always #5 clk=~clk;
environment env;
initial begin
env=new(vif);
env.gen.count(30);
env.run();
end
initial begin
$dumpfile("file.vcd");
$dumpars;
end
endmodule
```