



DAY-2

#100DAYSRTL

“Aim”:- To verify the Clock divider (by $\text{clk}/2n$) using System Verilog

“System Verilog Code”:-

Design :-

```
//Author:- Chinna Venkata Narayana Reddy
//Date:-28/08/2023
module ClockDividerBy2n(
    input rst, clk, en,
    output div2, div4, div8, div16
);
    reg [3:0] count;

    always @(posedge clk or posedge rst) begin
        if (rst)
            count <= 0;
        else if (en) begin
            if (count == 4'd15)
                count <= 0;
            else
                count <= count + 1;
        end
    end
    assign div2 = count[0];
    assign div4 = count[1];
    assign div8 = count[2];
    assign div16 = count[3];
endmodule
```

Interface:-

```
interface ClkDiv_if;
    logic rst, clk, en;
    logic div2, div4, div8, div16;
endinterface
```

Transaction:-

```
1 class transaction;
2     rand bit rst,en;
3     bit div2,div4,div8,div16;
4     constraint r_n{
5         en dist {0:/50,1:/50};
6         rst dist{0:/50,1:/50}
7     };
8     function void display(input string name);
9         $display("rst=%b,en=%b,div2=%b,div4=%b,div8=%b,div16=%b",rst,en,div2,div4,div8,div16);
10 endfunction
11 function transaction copy();
12     copy =new();
13     copy.rst=this.rst;
14     copy.en=this.en;
15     copy.div2=this.div2;
16     copy.div4=this.div4;
17     copy.div8=this.div8;
18     copy.div16=this.div16;
19 endfunction
20 endclass
```

Generator:-

```
1 class generator;
2     transaction tr;
3     mailbox (transaction) mbx;
4     mailbox (transaction) mbxref;
5     int count;
6     event sconex;
7     event done;
8
9     function new(mailbox (transaction) mbx, mailbox (transaction) mbxref);
10         this.mbx = mbx;
11         this.mbxref = mbxref;
12         tr = new();
13     endfunction
14
15     task run();
16         repeat (count) begin
17             for (int i = 0; i < 10; i++) begin
18                 assert(tr.randomize()) else $error("[GEN]:Randomization Failed");
19                 mbx.put(tr.copy);
20                 mbxref.put(tr.copy);
21                 tr.display("GEN");
22                 @(sconex);
23             end
24         end
25         -> done;
26     endtask
27 endclass;
```

Driver:-

```
1 class driver;
2     transaction tr;
3     mailbox (transaction) mbx;
4     virtual clkDiv_if vif;
5     function new(mailbox (transaction) mbx);
6         this.mbx=mbx;
7     endfunction
8     task reset();
9         vif.rst<=1'b1;
10        repeat (5) @(posedge vif.clk);
11        vif.rst<=0;
12        @(posedge vif.clk);
13        $display("[DRV]:Reset Done");
14    endtask
15    task run();
16        forever begin
17            mbx.get(tr);
18            vif.en<=tr.en;
19            tr.display("DRV");
20            @(posedge vif.clk);
21        end
22    endtask
23
24 endclass
```

Monitor:-

```
1 class monitor;
2     transaction tr;
3     mailbox(transaction) mbx;
4     virtual clkDiv_if vif;
5 function new(mailbox #(transaction) mbx);
6     this.mbx=mbx;
7 endfunction
8 task run();
9     tr=new();
10    forever begin
11        @(posedge vif.clk);
12        @(posedge vif.clk);
13        tr.div2=vif.div2;
14        tr.div4=vif.div4;
15        tr.div8=vif.div8;
16        tr.div16=vif.div16;
17        mbx.put(tr);
18        tr.display("MON");
19    end
20 endtask
21 endclass
```

Scoreboard:-

```
1 class scoreboard;
2     transaction tr;
3     mailbox #(transaction) mbx;
4     mailbox #(transaction) mbxref;
5     event sconext;
6 function new(mailbox #(transaction) mbx, mailbox #(transaction) mbxref);
7     this.mbx = mbx;
8     this.mbxref = mbxref;
9 endfunction
10 task run();
11     forever begin
12         mbx.get(tr);
13         mbxref.get(tr);
14         tr.display("SCO");
15         if (tr.div2 == tr.div2ref && tr.div4 == tr.div4ref && tr.div8 == tr.div8ref && tr.div16 == tr.div16ref)
16             $display("[SCO] : DATA MATCHED");
17         else
18             $display("[SCO] : DATA MISMATCHED");
19         ->sconext;
20     end
21 endtask
22 endclass
23
```

Environment:-

```
1 class environment;
2     generator gen;
3     scoreboard sco;
4     monitor mon;
5     driver drv;
6     event next;
7     mailbox #(transaction) gdmbox; ///gen - drv
8     mailbox #(transaction) msmbx; /// mon - sco
9     mailbox #(transaction) mbxref; ///// gen -> sco
10    virtual clkDiv_if vif;
11 function new(virtual clkDiv_if vif);
12     gdmbox=new();
13     msmbx=new();
14     mbxref=new();
15     gen=new(gdmbox,mbxref);
16     sco=new(msmbx,mbxref);
17     this.vif=vif;
18     drv.vif=this.vif;
19     mon.vif=this.vif;
20     gen.sconext=next;
21     sco.sconext=next;
22 endfunction
23 task pre_test();
24     drv.reset();
25 endtask
26 task test();
27 fork
28     gen.run();
29     drv.run();
30     mon.run();
31     sco.run();
32 join_any
33 endtask
34 task post_test();
35     wait(gen.done.triggered);
36     $finish();
37 endtask
38 task run();
39     pre_test();
40     test();
41     post_test();
42 endtask
43 endclass
```

Testbench Top:-

```
1 module tb;
2   reg clk,rst;
3   wire div2,div4,div8,div16;
4   ClockDividerBy2n Dut(.rst(0),.clk(clk),.en(1),.div2(div2),.div4(div4),.div8(div8),.div16(div16));
5   initial clk=0;
6   always #5 clk=~clk;
7   environment env;
8   initial begin
9     env=new(vif);
10    env.gen.count=30;
11    env.run();
12  end
13  initial begin
14    $dumpfile("dump.vcd");
15    $dumpvars;
16  end
17 endmodule
```