




DAY-48

#100DAYSRTL

“Aim”:- To design a Sequence Generator which generates starting five prime numbers (2,3,5,7,11)


“Theory”:-




“Design Code”:-

```
module fsm_b1(input clk,rst,output reg [3:0] y);
    reg [2:0] ps,ns;
    parameter s1=3'd1,s2=3'd2, s3=3'd3, s4=3'd4, s5=3'd5;
    always @(*) begin
        case(ps)
        :s1:ns=s2;
        :s2:ns=s3;
        :s3:ns=s4;
        :s4:ns=s5;
        :s5:ns=s1;
        endcase end
    always @(posedge clk or posedge rst) begin
        if (rst) ps<=s1;
        else
            ps<=ns; end
    always @(posedge clk) begin
        if(rst) y<=2;
        else
            begin
                case(ps)
                :s1:y<=2;
                :s2:y<=3;
                :s3:y<=5;
                :s4:y<=7;
                :s5:y<=11;
                endcase
            end
    end
endmodule
```


“Waveforms”:-



“Elaborated design”:-



“Implemented design”:-



Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.1 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.2°C

Thermal Margin: 59.8°C (31.6 W)

Effective θ_{JA} : 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

