


## DAY-5 #100DAYSRTL


"Aim":- To Design the 4 bit ripple carry adder using Verilog "Verilog Code":-

```
1 🖯 module FA(
             input a,b,cin,
             output C,S
                 assign {C,S}=a+b+cin;
 6 endmodule
 7 🖯 module RCA(
             input [3:0] A,B,
 9
             input Cin,
             output [4:0] result
10
               wire carry;
               wire [3:0] sum;
13
               wire carry1, carry2, carry3, carry4;
               FA FA1(A[0],B[0],Cin,carry1,sum[0]);
1.5
               FA FA2(A[1],B[1],carry1,carry2,sum[1]);
17
               FA FA3(A[2],B[2],carry2,carry3,sum[2]);
18
               FA FA4(A[3],B[3],carry3,carry,sum[3]);
19
20
               assign result={carry,sum};
      endmodule
```

## "Schematics":-



## "Waveforms":-



## "Console Results":-

```
A=1001, B=0010, Cin=1, result=01100
A=1101, B=0110, Cin=0, result=10011
A=0111, B=1110, Cin=1, result=10110
A=1111, B=1111, Cin=1, result=11111
A=1011, B=0010, Cin=0, result=01101
```