

DAY-89 #100DAYSRTL

"Aim":-Verification of UART Protocol using System Verilog

"TestBench Codes":-

Design Code:-

```
module uart_top #(parameter clk_freq = 1000000,parameter baud_rate = 9600)
    input clk,rst,
    input rx,
input [7:0] dintx,
input newd,
   output tx,
output [7:0] doutrx,
output donetx,
output donerx
   uarttx #(clk_freq, baud_rate) utx (clk, rst, newd, dintx, tx, donetx);
uartrx #(clk_freq, baud_rate) rtx(clk, rst, rx, donerx, doutrx);
module uarttx #(parameter clk_freq = 1000000,parameter baud_rate = 9600)
input clk,rst,
input newd,
input [7:0] tx_data,
output reg tx,
output reg donetx
);
localparam clkcount = (clk_freq/baud_rate); ///x
integer count = 0;
integer counts = 0;
reg uclk = 0;
enum bit[1:0] {idle = 2'b00, start = 2'b01, transfer = 2'b10, done = 2'b11} state;
////////uart_clock_gen
   always@(posedge clk)
      begin

if(count < clkcount/2)

count <= count + 1;

else begin
          count <= 0;
uclk <= ~uclk;
end
   end
reg [7:0] din;
///////////Reset decoder
always@(posedge uclk)
      begin
          if(rst)
         begin
state <= idle;
end
        e1se
            idle:
               begin
                  counts <= 0;
tx <= 1'b1;
donetx <= 1'b0;
                  if(newd)
                  begin
  state <= transfer;
  din <= tx_data;</pre>
                 tx <= 1'b0;
end
else
               state <= idle;
end
          transfer: begin
if(counts <= 7) begin
counts <= counts + 1;
tx <= din[counts];
             end
else
                counts <= 0;
tx <= 1'b1;
state <= idle;
donetx <= 1'b1;
         end
default : state <= idle;
   endcase
end
end
endmodule
```

```
module uartrx #(parameter clk_freq = 1000000,parameter baud_rate = 9600 )
input clk,
input rst,
input rx,
output reg done,
output reg [7:0] rxdata
 localparam clkcount = (clk_freq/baud_rate);
integer count = (CIK_Treq/baud_rate);
integer counts = 0;
integer counts = 0;
reg uclk = 0;
enum bit[1:0] {idle = 2'b00, start = 2'b01} state;
///////uart_clock_gen
always@(posedge clk)
heain
         lways@(posedge clk)
begin
if(count < clkcount/2)
    count <= count + 1;
else begin
    count <= 0;
    uclk <= ~uclk;
end</pre>
          end
    always@(posedge uclk)
begin
if(rst)
              begin
            rxdata <= 8'h00;
counts <= 0;
done <= 1'b0;
            end
else
begin
case(state)
           case(state)
idle:
begin
rxdata <= 8'h00;
counts <= 0;
done <= 1'b0;
if(rx == 1'b0)
state <= start;
else
state <= idle:
            state <= idle;
end
            begin
  if(counts <= 7)</pre>
            begin
counts <= counts + 1;
rxdata <= {rx, rxdata[7:1]};
             end
else
      else
begin
counts <= 0;
done <= 1'b1;
state <= idle;
end
end
default : state <= idle;
endcase
end
end
endmodule
```

"Interface":-

```
interface uart_if;
logic clk;
logic uclktx;
logic uclkrx;
logic rst;
logic rst;
logic [7:0] dintx;
logic [7:0] doutx;
logic tx;
logic tx;
logic donetx;
logic donetx;
logic donetx;
```

"Transaction":-

```
class transaction;
  typedef enum bit {write = 1'b0 , read = 1'b1} oper_type;
  randc oper_type oper;
  bit rx;
  rand bit [7:0] dintx;
  bit newd;
  bit tx;
  bit [7:0] doutrx;
  bit donetx;
  bit donetx;
  bit donerx;
  function transaction copy();
   copy = new();
   copy.rx = this.rx;
   copy.dintx = this.dintx;
   copy.newd = this.newd;
   copy.tx = this.tx;
   copy.donetx = this.doutrx;
   copy.donetx = this.donetx;
   copy.oper = this.oper;
  endfunction|
endclass
```

"Generator":-

```
class generator;
transaction tr;
mailbox #(transaction) mbx;
event done;
int count = 0;
event drvnext;
event sconext;
function new(mailbox #(transaction) mbx);
   this.mbx = mbx;
   tr = new();
endfunction
task run();
repeat(count) begin
   assert(tr.randomize) else $error("[GEN] :Randomization Failed");
   mbx.put(tr.copy);
   $display("[GEN]: Oper : %0s Din : %0d",tr.oper.name(), tr.dintx);
   @(drvnext);
   end
   -> done;
endtask
endclass
```

"Driver":-

```
class driver;
  virtual uart_if vif;
  transaction tr:
  mailbox #(transaction) mbx;
  mailbox #(bit [7:0]) mbxds;
  event drvnext;
  bit [7:0] din;
  bit wr = 0; ///random operation read / write
bit [7:0] datarx; ///data rcvd during read
function new(mailbox #(bit [7:0]) mbxds, mailbox #(transaction) mbx);
     this.mbx = mbx;
     this.mbxds = mbxds;
    endfunction
  task reset();
  vif.rst <= 1'b1;</pre>
     vif.dintx <= 0;
     vif.newd <= 0;
     vif.rx <= 1'b1;
repeat(5) @(posedge vif.uclktx);
    endtask
  task run();
     forever begin
       mbx.get(tr);
        if(tr.oper == 1'b0) ///data transmission
            begin
               @(posedge vif.uclktx);
               vif.rst <= 1'b0;
               vif.newd <= 1'b1; ///start data sending op
               vif.rx <= 1'b1;
               vif.dintx = tr.dintx;
               @(posedge vif.uclktx);
vif.newd <= 1'b0;</pre>
                  ////wait for completion
                //repeat(9) @(posedge vif.uclktx);
               mbxds.put(tr.dintx);
Sdisplay("[DRV]: Data Sent : %0d", tr.dintx);
wait(vif.donetx == 1'b1);
                 ->drvnext;
            end
       else if (tr.oper == 1'b1)
                   begin
                      @(posedge vif.uclkrx);
vif.rst <= 1'b0;
                       vif.rx <= 1'b0;
                       vif.newd <= 1'b0;
                      @(posedge vif.uclkrx);
for(int i=0; i<=7; i++)
                      begin
                            @(posedge vif.uclkrx);
                            vif.rx <= $urandom;
datarx[i] = vif.rx;
                      e nd
                     mbxds.put(datarx);
                    % Sdisplay("[DRV]: Data RCVD : %0d", datarx);
wait(vif.donerx == 1'b1);
vif.rx <= 1'b1;</pre>
                     ->drvnext;
                e nd
     end
  endtask
endclass
```

"Monitor":-

"Scoreboard":-

```
class scoreboard;
mailbox #(bit [7:0]) mbxds, mbxms;
bit [7:0] ds;
bit [7:0] ms;
event sconext;
function new(mailbox #(bit [7:0]) mbxds, mailbox #(bit [7:0]) mbxms);
this.mbxds = mbxds;
this.mbxms = mbxms;
endfunction
task run();
forever begin
   mbxds.get(ds);
   mbxms.get(ds);
   mbxms.get(ms);
   $display("ISCO] : DRV : %0d MON : %0d", ds, ms);
   if(ds == ms)
        $display("DATA MATCHED");
   else
        $display("DATA MISMATCHED");
        *display("------");
        ->sconext;
   end
endtask
endtlass
```

"Environment":-

```
class environment;
    generator gen;
    driver drv;
    monitor mon;
    scoreboard sco;
    event nextgd; ///gen -> drv
    event nextgd; ///gen -> sco
    mailbox #(transaction) mbxgd; ///gen - drv
    mailbox #(bit [7:01) mbxds; /// drv - sco
    mailbox #(bit [7:01) mbxds; /// drv - sco
    mailbox #(bit [7:01) mbxds; /// mon - sco
    virtual uart_if vif;
    function new(virtual uart_if vif);
    mbxdd = new();
    mbxms = new();
    mbxms = new();
    gen = new(mbxdd, mbxdd);
    mon = new(mbxds, mbxms);
    sco = new(mbxds, mbxms);
    sco = new(mbxds, mbxms);
    sthis.vif = vif;
    drv.vif = this.vif;
    gen.sconext = nextgs;
    sco.sconext = nextgs;
    sco.sconext = nextgs;
    gen.drvnext = nextgd;
    drv.drvnext = nextgd;
    drv.drvnext = nextgd;
    endfunction
    task pre_test();
    endtask
    task test();
    fork
    gen.run();
    drv.run();
    sco.run();
    join_any
    endtask
    task post_test();
    wait(gen.done.triggered);
    Sfinish();
    endtask
    task run();
    pre_test();
    test();
    endtask
endclass
```

"Tb Top":-

```
module tb;
uart_if vif();
uart_top #(1000000, 9600) dut (vif.clk,vif.rst,vif.rx,vif.dintx,vif.newd,vif.tx,vif.doutrx,vif.donetx, vif.donerx);
initial begin
    vif.clk <= 0;
end
    always #10 vif.clk <= ~vif.clk;
environment env;
initial begin
    env = new(vif);
env.gen.count = 5;
env.run();
end
initial begin
    Sdumpfile("dump.vcd");
    Sdumpvars;
end
assign vif.uclktx = dut.utx.uclk;
assign vif.uclktx = dut.rtx.uclk;
endmodule</pre>
```

"Result":-

```
# KERNEL: [DRV] : RESET DONE
# KERNEL: -----
# KERNEL: [GEN]: Oper : read Din : 88
# KERNEL: [DRV]: Data RCVD : 98
# KERNEL: [MON] : DATA RCVD RX 98
# KERNEL: [SCO] : DRV : 98 MON : 98
# KERNEL: DATA MATCHED
# KERNEL: -----
# KERNEL: [GEN]: Oper : write Din : 10
# KERNEL: [DRV]: Data Sent : 10
# KERNEL: [MON] : DATA SEND on UART TX 10
# KERNEL: [SCO] : DRV : 10 MON : 10
# KERNEL: DATA MATCHED
# KERNEL: ------
# KERNEL: [GEN]: Oper : write Din : 39
# KERNEL: [DRV]: Data Sent : 39
# KERNEL: [MON] : DATA SEND on UART TX 39
# KERNEL: [SCO] : DRV : 39 MON : 39
# KERNEL: DATA MATCHED
# KERNEI: -----
# KERNEL: [GEN]: Oper : read Din : 254
# KERNEL: [DRV]: Data RCVD : 224
# KERNEL: [MON] : DATA RCVD RX 224
# KERNEL: [SCO] : DRV : 224 MON : 224
# KERNEL: DATA MATCHED
# KERNEL: ------
# KERNEL: [GEN]: Oper : write Din : 173
# KERNEL: [DRV]: Data Sent : 173
# KERNEL: [MON] : DATA SEND on UART TX 173
# KERNEL: [SCO] : DRV : 173 MON : 173
# KERNEL: DATA MATCHED
# KERNEL: ------
```