

DAY-87 #100DAYSRTL

"Aim":-Verification of Synchronous FIFO using System Verilog

"TestBench Codes":-

• Design Code:-

```
// Pointers for write and read operations
  reg [3:0] wptr = 0, rptr = 0;
  // Counter for tracking the number of elements in the FIFO
  reg [4:0] cnt = 0;
  // Memory array to store data
reg [7:0] mem [15:0];
  always @(posedge clk)
    begin
       if (rst == 1'b1)
         begin
           ar{I}/I Reset the pointers and counter when the reset signal is asserted
           wptr <= 0;
           rptr <= 0;
           cnt <= 0;
         end
       else if (wr && !full)
         begin
           // Write data to the FIFO if it's not full
           mem[wptr] <= din;</pre>
                      <= wptr + 1;
           wptr
           cnt
                      <= cnt + 1;
       else if (rd && !empty)
         begin
           // Read data from the FIFO if it's not empty
           dout <= mem[rptr];</pre>
           rptr <= rptr + 1;
cnt <= cnt - 1;
    end
  // Determine if the FIFO is empty or full
assign empty = (cnt == 0) ? 1'b1 : 1'b0;
assign full = (cnt == 16) ? 1'b1 : 1'b0;
endmodule
```

• Interface:-

```
interface fifo_if;
  logic clock, rd, wr;
  logic full, empty;
  logic [7:0] data_in;
  logic [7:0] data_out;
  logic rst;
endinterface
// Clock, read, and write signals
// Flags indicating FIFO status
// Data input
// Data output
// Reset signal
```

• Transaction:-

• Generator:-

• Driver:-

• Monitor:-

Scoreboard:-

• Environment:-

```
class environment;
  generator gen;
  driver drv;
  monitor mon;
  scoreboard sco;
  mailbox #(transaction) gdmbx; // Generator + Driver mailbox
  mailbox #(transaction) msmbx; // Monitor + Scoreboard mailbox
  event nextgs;
  virtual fifo_if fif;
  function new(virtual fifo_if fif);
  gdmbx = new();
  gen = new(gdmbx);
  drv = new(gdmbx);
  msmbx = new();
  mon = new(msmbx);
  sco = new(msmbx);
  stis.fif = fif;
  drv.fif = this.fif;
  gen.next = nextgs;
  sco.next = nextgs;
  sco.next = nextgs;
  endfunction
  task pre_test();
  drv.reset();
  endtask
  task test();
  fork
      gen.run();
      drv.run();
      sco.run();
      join_any
  endtask
  task post_test();
  wait(gen.done.triggered);
      Sdisplay("Error Count :%0d", sco.err);
      Sdisplay("Error Count :%0d", sco.err);
      Sfinish();
  endtask
  task run();
  pre_test();
  endtask
  task run();
  pre_test();
  endtask
  task run();
  pre_test();
  endtask
  task run();
  pre_test();
  endtask
  task run();
  post_test();
  endtask
  endclass
```

• TB_Top:-

```
module tb;
  fifo_if fif();
  FIFO dut (fif.clock, fif.rst, fif.wr, fif.rd, fif.data_in, fif.data_out, fif.empty, fif.full);
  initial begin
    fif.clock <= 0;
  end
    always #10 fif.clock <= ~fif.clock;
  environment env;
  initial begin
    env = new(fif);
  env.gen.count = 10;
  env.run();
  end
  initial begin
    Sdumpfile("dump.vcd");
    Sdumpvars;
  end|
  endmodule</pre>
```