
"Name":-Seelam Chinna Venkata Narayana Reddy "VIT-DM+DI RISCV Assignment-2"

Alarm Clock


A digital alarm clock displays time in the LCD display format.

Block Diagram




```
module alarm_clock_top(clock, key, reset, time_button, alarm_button, fastwatch, ms_hour, ls_hour, ms_minute, ls_minute, alarm_sound);
   input clock, reset, time button, alarm button, fastwatch;
   input [3:0] key;
   output [7:0] ms hour, 1s hour, ms minute, 1s minute;
   output alarm sound;
   wire one_second, one_minute, load_new_c, load_new_a, show_current_time, show_a, shift, reset_count;
   wire [3:0] key_buffer_ms_hr, key_buffer_ls_hr, key_buffer_ms_min, key_buffer_ls_min, current_time_ms_hr, current_time_ls_hr,
   current_time_ms_min, current_time_ls_min, alarm_time_ms_hr, alarm_time_ls_hr, alarm_time_ms_min, alarm_time_ls_min;
   timegen tgen1 (.clock(clock), .reset(reset), .fastwatch(fastwatch), .one second(one second), .one minute(one minute), .reset count(reset count));
   counter count1 (.one_minute(one_minute), .new_current_time_ms_min(key_buffer_ms_min), .new_current_time_ls_min(key_buffer_ls_min),
   . new\_current\_time\_ms\_hr(key\_buffer\_ms\_hr), .. new\_current\_time\_ls\_hr(key\_buffer\_ls\_hr), .. load\_new\_c(load\_new\_c), .. clk(clock), .. reset(reset), .. reset(
   .current_time_ls_hr(current_time_ls_hr));
   alarm_reg alreg1 (.new_alarm_ms_hr(key_buffer_ms_hr), .new_alarm_ls_hr(key_buffer_ls_hr), .new_alarm_ms_min(key_buffer_ms_min),
   .new_alarm_ls_min(key_buffer_ls_min), .load_new_alarm(load_new_a), .clock(clock), .reset(reset), .alarm_time_ms_hr(alarm_time_ms_hr),
   .alarm_time_ls_hr(alarm_time_ls_hr), .alarm_time_ms_min(alarm_time_ms_min), .alarm_time_ls_min(alarm_time_ls_min));
   keyreg keyreg1 (.reset(reset), .clock(clock), .shift(shift), .key(key), .key_buffer_ls_min(key_buffer_ls_min), .key_buffer_ms_min(key_buffer_ms_min),
   .key_buffer_ls_hr(key_buffer_ls_hr), .key_buffer_ms_hr(key_buffer_ms_hr));
   fsm fsm1 (.clock(clock), .reset(reset), .one_second(one_second), .time_button(time_button), .alarm_button(alarm_button), .key(key),
   .load_new_a(load_new_a), .show_a(show_a), .reset_count(reset_count), .show_new_time(show_current_time), .load_new_c(load_new_c), .shift(shift));
   lcd driver 4 lcd disp (.alarm time ms hr(alarm time ms hr), .alarm time ls hr(alarm time ls hr), .alarm time ms min(alarm time ms min),
   .alarm_time_ls_min(alarm_time_ls_min), .current_time_ms_hr(current_time_ms_hr), .current_time_ls_hr(current_time_ls_hr),
    .current_time_ms_min(current_time_ms_min), .current_time_ls_min(current_time_ls_min), .key_ms_hr(key_buffer_ms_hr), .key_ls_hr(key_buffer_ls_hr),
   .key_ms_min(key_buffer_ms_min), .key_ls_min(key_buffer_ls_min), .show_a(show_a), .show_current_time(show_current_time), .display_ms_hr(ms_hour),
     .display_ls_hr(ls_hour), .display_ms_min(ms_minute), .display_ls_min(ls_minute), .sound_a(alarm_sound));
endmodule
```

ALARM CLOCK: Counter




```
module counter (input clk,input reset,input one_minute,input load_new_c,input [3:0] new_current_time_ms_hr,input [3:0] new_current_time_ms_min,
input [3:0] new_current_time_ls_hr,input [3:0] new_current_time_ls_min,output reg [3:0] current_time_ms_hr,output reg_time_ms_hr,output reg_time_ms_hr,output reg_time_ms_hr,o
    output reg [3:0] current_time_ls_hr,output reg [3:0] current_time_ls_min
        if (reset) begin current_time_ms_hr <= 4'd0; current_time_ms_min <= 4'd0; current_time_ls_hr <= 4'd0; current_time_ls_min <= 4'd0;end
        else if (load_new_c) begin current_time_ms_hr <= new_current_time_ms_hr; current_time_ms_min <= new_current_time_ms_min;
            current_time_ls_hr <= new_current_time_ls_hr; current_time_ls_min <= new_current_time_ls_min;</pre>
        else if (one_minute == 1) begin
            if (current_time_ms_hr == 4'd2 && current_time_ms_min == 4'd5 && current_time_ls_hr == 4'd3 && current_time_ls_min == 4'd9) begin
                else if (current_time_ls_hr == 4'd9 && current_time_ms_min == 4'd5 && current_time_ls_min == 4'd9) begin
                current_time ms hr <= current_time ms hr + 1 d1; current_time_ls hr <= 4'd0; current_time_ms_min <= 4'd0; current_time_ls_min <= 4'd0;
             else if (current_time_ms_min == 4'd5 && current_time_ls_min == 4'd9) begin
                current_time_ls_hr <= current_time_ls_hr + 1'd1; current_time_ms_min <= 4'd0;current_time_ls_min <= 4'd0;
            else if (current time ls min == 4'd9) begin
              current time ms min <= current time ms min + 1'd1; current time ls min <= 4'd0;
             end
            else begin
                current_time_ls_min <= current_time_ls_min + 1'b1;</pre>
            end
        end
    end
endmodule
```

ALARM CLOCK: Key Register




```
module keyreg(
  input reset,
  clock,
  shift,
  input [3:0] key,
  output reg [3:0] key_buffer_ls_min,
  key_buffer_ms_min,
  key_buffer_ls_hr,
  key_buffer_ms_hr
);
always @(posedge clock or posedge reset) begin
  if (reset) begin
    key buffer 1s min <= 0;
  key_buffer_ms_min <= 0;</pre>
    key_buffer_ls_hr <= 0;</pre>
    key buffer ms hr <= 0;
  end else if (shift == 1) begin
    key_buffer_ms_hr <= key_buffer_ls_hr;</pre>
    key_buffer_ls_hr <= key_buffer_ms_min;</pre>
    key_buffer_ms_min <= key_buffer_ls_min;</pre>
    key_buffer_ls_min <= key;</pre>
end
endmodule
```

ALARM CLOCK: The Alarm Register



```
input [3:0] new_alarm_ms_hr,
  input [3:0] new_alarm_ls_hr,
  input [3:0] new alarm ms min,
  input [3:0] new alarm 1s min,
  input load_new_alarm,
  input clock,
  input reset,
  output reg [3:0] alarm_time_ms_hr,
 output reg [3:0] alarm_time_ls_hr,
 output reg [3:0] alarm_time_ms_min,
 output reg [3:0] alarm_time_ls_min
 always @(posedge clock or posedge reset) begin
   if (reset) begin
      alarm time ms hr <= 4'b0;
     alarm_time_ls_hr <= 4'b0;
     alarm time ms min <= 4'b0;
      alarm_time_ls_min <= 4'b0;
    end
    else if (load new alarm) begin
      alarm_time_ms_hr <= new_alarm_ms_hr;
      alarm_time_ls_hr <= new_alarm_ls_hr;
      alarm_time_ms_min <= new_alarm_ms_min;</pre>
      alarm_time_ls_min <= new_alarm_ls_min;
    end
  end
endmodule
```

ALARM CLOCK: Controller Unit



```
module fsm (clock,reset,one_second,time_button,alarm_button,key,reset_count,load_new_a,show_a,show_new_time,load_new_c,shift);
input clock, reset, one second, time button, alarm button;
input [3:0] key;
output load_new_a, show_a, show_new_time, load_new_c, shift, reset_count;
reg [2:0] pre_state, next_state;
wire time_out;
reg [3:0] count1,count2;
parameter SHOW_TIME
                                      = 3'b000;
parameter KEY_ENTRY
parameter KEY_STORED
                                      = 3'b001;
parameter SHOW ALARM
                                     = 3'b011;
parameter SET_ALARM_TIME = 3'b100;
parameter SET_CURRENT_TIME = 3'b101;
                                      = 3'b110;
parameter KEY WAITED
always @ (posedge clock or posedge reset)
  else if(!(pre_state == KEY_ENTRY)) count1 <= 4'd0;
else if (count1==9) count1 <= 4'd0;
else if(one_second) count1 <= count1 + 1'b1;</pre>
begin
  if(reset)
       else if(!(pre_state == KEY_WAITED)) count2 <= 4'd0;</pre>
  else if (count2==9) count2 <= 4'd0;
else if(one_second)
  count2 <= count2 + 1'b1;</pre>
assign time_out=((count1==9) || (count2==9)) ? 0 : 1;
 assign time_out=((count1==9) \mid \mid (count2==9)) ? 0 : 1;
  always @ (posedge clock or posedge reset)
begin
    if(reset) pre_state <= SHOW_TIME;
       pre_state <= next_state;</pre>
always @(pre_state or key or alarm_button or time_button or time_out) begin
    case(pre_state)
SHOW_TIME: begin
         if (alarm_button) next_state = SHOW_ALARM;
else if (key != NOKEY) next_state = KEY_STORED;
else next_state = SHOW_TIME;
       KEY_STORED: next_state = KEY_WAITED;
       KEY_WAITED: begin

if (key == NOKEY) next_state = KEY_ENTRY;
else if (time_out == 0) next_state = SHOW_TIME;
         else next_state = KEY_WAITED;
       KEY ENTRY: begin
              (alarm_button) next_state = SET_ALARM_TIME;
         else if (time_button) next_state = SET_CURRENT_TIME;
else if (time_out == 0) next_state = SHOW_TIME;
else if (key != NOKEY) next_state = KEY_STORED;
         else next_state = KEY_ENTRY;
       SHOW ALARM: next state = alarm button ? SHOW ALARM : SHOW TIME;
       SET_ALARM_TIME, SET_CURRENT_TIME: next_state = SHOW_TIME; default: next_state = SHOW_TIME;
    endcase
```

```
always @(posedge clock or posedge reset) begin

if (reset) begin

count1 <= 4'd0;

count2 <= 4'd0;

end

else if (!(pre_state == KEY_ENTRY)) count1 <= 4'd0;

else if (count1 == 9) count1 <= 4'd0;

else if (one_second) count1 <= count1 + 1'b1;

end

always @(posedge clock or posedge reset) begin

if (reset) begin

count2 <= 4'd0;

end

else if (!(pre_state == KEY_WAITED)) count2 <= 4'd0;

else if (count2 == 9) count2 <= 4'd0;

else if (count2 == 9) count2 <= 4'd0;

else if (one_second) count2 <= count2 + 1'b1;

end

assign time_out = ((count1 == 9) || (count2 == 9)) ? 0 : 1;

assign show_new_time = (pre_state == KEY_ENTRY || pre_state == KEY_STORED || pre_state == KEY_WAITED) ? 1 : 0;


assign load_new_a = (pre_state == SET_CURRENT_TIME) ? 1 : 0;

assign shift = (pre_state == KEY_STORED) ? 1 : 0;

assign shift = (pre_state == KEY_STORED) ? 1 : 0;

endmodule
```


ALARM CLOCK: LCD Display Driver



```
module lcd driver(alarm time, current time, show alarm, show new time, key, display time, sound alarm);
input [3:0] key;input [3:0] alarm_time;input [3:0] current_time;input show_alarm;input show_new_time;
output reg [7:0] display time; output reg sound alarm;
reg [3:0] display value;
parameter ZERO = 8'h30, ONE = 8'h31, TWO = 8'h32, THREE = 8'h33, FOUR = 8'h34, FIVE = 8'h35, SIX = 8'h36,
SEVEN = 8'h37, EIGHT = 8'h38, NINE = 8'h39, ERROR = 8'h3A;
always @(alarm_time or current_time or show_alarm or show_new_time or key) begin
 if (show_new_time) display_value = key;
  else if (show_alarm) display_value = alarm_time;
  else display_value = current_time;
 sound alarm = (current time == alarm time) ? 1'b1 : 1'b0;
always @(display_value) begin
  case (display_value)
    4'd0 : display_time = ZERO;
    4'd1 : display_time = ONE;
    4'd2 : display time = TWO;
    4'd3 : display_time = THREE;
    4'd4 : display_time = FOUR;
    4'd5 : display_time = FIVE;
    4'd6 : display_time = SIX;
    4'd7 : display_time = SEVEN;
    4'd8 : display_time = EIGHT;
    4'd9 : display_time = NINE;
    default : display time = ERROR;
  endcase
end
```

endmodule

ALARM CLOCK: LCD Display Unit




module lcd_driver_4 (input [3:0] alarm_time_ms_hr,alarm_time_ls_hr,alarm_time_ms_min,alarm_time_ls_min,current_time_ms_hr,current_time_ls_hr,

current_time_ms_min,current_time_ls_min,key_ms_hr,key_ms_min,key_ls_min,input_show_a,input_show_a,show_current_time,


output [7:0] display_ms_hr,display_ls_hr,display_ms_min,display_ls_min);

ALARM CLOCK: Time Generator



```
module timegen(input clock,reset,reset_count,fastwatch,output one_second,one_minute);
  reg [13:0] count; reg one_second; reg one_minute_reg; reg one_minute;
  reg [13:0] count;reg one_second;reg one_minute_reg;reg one_minute;
always@(posedge clock or posedge reset)
begin
  if (reset) begin count <= 14'b0; one minute reg <= 0;
  end
  else if (reset count) begin count <= 14'b0; one minute reg <= 1'b0;
  else if (count[13:0] == 14'd15359) begin count <= 14'b0; one_minute_reg <= 1'b1;
  end
  else begin
    count <= count + 1'b1; one_minute_reg <= 1'b0;</pre>
end
always @(posedge clock or posedge reset) begin
  if (reset) begin one_second <= 1'b0;</pre>
  else if (reset_count) begin one_second <= 1'b0;</pre>
  else if (count[7:0] == 8'd255) begin one_second <= 1'b1;
  else begin one second <= 1'b0;
  end
always @(*) begin
 if (fastwatch) begin one_minute = one_second ; end
  else begin one_minute = one_minute_reg;
endmodule
```


"Schematics":-



"Console":-

```
0-ns MAVEN SILICON :
                         DISPLAY MS HR =0 >>> DISPLAY LS HR =0>>> DISPLAY MS MIN =0>>> DISPLAY LS MIN=0
13-ns MAVEN SILICON: DISPLAY MS HR =0 >>> DISPLAY LS HR =0>>> DISPLAY MS MIN =0>>> DISPLAY LS MIN=1
19-ns MAVEN SILICON: DISPLAY MS_HR =0 >>> DISPLAY_LS_HR =0>>> DISPLAY_MS_MIN =1>>> DISPLAY_LS_MIN=1
27-ns MAVEN SILICON: DISPLAY MS HR =0 >>> DISPLAY LS HR =1>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=2
35-ns MAVEN SILICON: DISPLAY_MS_HR =1 >>> DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =2>>> DISPLAY_LS_MIN=3
41-ns maven silicon : Display_ms_hr =0 >>> Display_ls_hr =0>>> Display_ms_min =0>>> Display_ls_min=0
43-ns MAVEN SILICON :
                         DISPLAY_MS_HR =1 >>> DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =2>>> DISPLAY_LS_MIN=3
47-ns MAVEN SILICON:
                         DISPLAY MS_HR =1 >>> DISPLAY_LS_HR =2>>> DISPLAY_MS_MIN =3>>> DISPLAY_LS_MIN=1
53-ns MAVEN SILICON :
                         DISPLAY MS HR =2 >>> DISPLAY LS HR =3>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=1
61-ns MAVEN SILICON :
                         DISPLAY_MS_HR =3 >>> DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =1>>> DISPLAY_LS_MIN=3
69-ns MAVEN SILICON :
                         DISPLAY MS HR =1 >>> DISPLAY LS HR =1>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=0
75-ns MAVEN SILICON:
                         DISPLAY_MS_HR =1 >>> DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =2>>> DISPLAY_LS_MIN=3
557-ns MAVEN SILICON : DISPLAY_MS_HR =1 >>> DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =2>>> DISPLAY_LS_MIN=4
```

"Waveforms":-



"Power Analysis":-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 4.082 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 32.7°C

Thermal Margin: 52.3°C (27.6 W)

Effective &JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level:

Launch Power Constraint Advisor to find and fix

invalid switching activity

