

9 Register Map

You can configure and control the radio chip by accessing the register map through the SPI by using read and write commands.

9.1 Register map table

All undefined bits in the table below are redundant. They are read out as '0'.

Note: Addresses 18 to 1B are reserved for test purposes, altering them will make the chip malfunction.

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
00	CONFIG				Configuration Register
- 00	Reserved	7	0	R/W	Only '0' allowed
	MASK RX DR	6	0	R/W	Mask interrupt caused by RX DR
	ruisic_ler_bic	Ŭ	•		1: Interrupt not reflected on the IRQ pin 0: Reflect RX_DR as active low interrupt on the IRQ pin
	MASK_TX_DS	5	0	R/W	Mask interrupt caused by TX_DS 1: Interrupt not reflected on the IRQ pin 0: Reflect TX_DS as active low interrupt on the IRQ pin
	MASK_MAX_RT	4	0	R/W	Mask interrupt caused by MAX_RT 1: Interrupt not reflected on the IRQ pin 0: Reflect MAX_RT as active low interrupt on the IRQ pin
	EN_CRC	3	1	R/W	Enable CRC. Forced high if one of the bits in the EN_AA is high
	CRCO	2	0	R/W	CRC encoding scheme '0' - 1 byte '1' - 2 bytes
	PWR UP	1	0	R/W	1: POWER UP, 0:POWER DOWN
	PRIM_RX	0	0	R/W	RX/TX control 1: PRX, 0: PTX
01	EN_AA Enhanced ShockBurst™				Enable 'Auto Acknowledgment' Function Disable this functionality to be compatible with nRF2401, see page 65
	Reserved	7:6	00	R/W	Only '00' allowed
	ENAA_P5	5	1	R/W	Enable auto acknowledgement data pipe 5
	ENAA_P4	4	1	R/W	Enable auto acknowledgement data pipe 4
	ENAA_P3	3	1	R/W	Enable auto acknowledgement data pipe 3
	ENAA_P2	2	1	R/W	Enable auto acknowledgement data pipe 2
	ENAA_P1	1	1	R/W	Enable auto acknowledgement data pipe 1
	ENAA_P0	0	1	R/W	Enable auto acknowledgement data pipe 0
02	EN RXADDR				Enabled RX Addresses
	Reserved	7:6	00	R/W	Only '00' allowed
	ERX P5	5	0	R/W	Enable data pipe 5.
	ERX_P4	4	0	R/W	Enable data pipe 4.

Address	Mnemonic	Bit	Reset	Туре	Description
(Hex)			Value		
	ERX_P3	3	0	R/W	Enable data pipe 3.
	ERX_P2	2	0	R/W	Enable data pipe 2.
	ERX_P1	1	1	R/W	Enable data pipe 1.
	ERX_P0	0	1	R/W	Enable data pipe 0.
03	CETTID AM				Setup of Address Widths
03	SETUP_AW				(common for all data pipes)
	Reserved	7:2	000000	R/W	Only '000000' allowed
	AW	1:0	11	R/W	RX/TX Address field width
	AW	1.0	''	17/77	'00' - Illegal
					'01' - 3 bytes
					'10' - 4 bytes
					10 - 4 bytes 111' – 5 bytes
					LSByte is used if address width is below 5 bytes
04	SETUP RETR				Setup of Automatic Retransmission
0.	ARD	7:4	0000	R/W	Auto Retransmit Delay
	1110				'0000' – Wait 250µS
					'0001' – Wait 500µS
					'0010' – Wait 750µS
					ναιτουμο
					'1111' – Wait 4000µS
					(Delay defined from end of transmission to start
					of next transmission) ^a
	ARC	3:0	0011	R/W	Auto Retransmit Count
		0.0			'0000' –Re-Transmit disabled
					'0001' – Up to 1 Re-Transmit on fail of AA
					'1111' – Up to 15 Re-Transmit on fail of AA
05	RF_CH				RF Channel
	Reserved	7	0	R/W	Only '0' allowed
	RF_CH	6:0	0000010	R/W	Sets the frequency channel nRF24L01 operates
					on
00	DE 65555				DE Catura Dagistar
06	RF_SETUP	7.5	000	R/W	RF Setup Register
	Reserved	7:5	000	R/W R/W	Only '000' allowed Force PLL lock signal. Only used in test
	PLL_LOCK	4 3	0	R/W	Air Data Rate
	RF_DR) ၁	l l	FT/ V V	'0' – 1Mbps
					11' – 1Mbps 1'1' – 2Mbps
	RF_PWR	2:1	11	R/W	Set RF output power in TX mode
	VI. —E MV	۲.۱	''	17/44	'00' = -18dBm
					'01' – -12dBm
					'10' — -6dBm
					10
	T NIA TICTION	0	1	R/W	Setup LNA gain
	LNA_HCURR	<u> </u>		FX/ V V	Setup LIVA gaill



Address	Mnemonic	Bit	Reset	Туре	Description
(Hex)			Value	-71-	·
07	STATUS				Status Register (In parallel to the SPI command word applied on the MOSI pin, the STATUS reg-
					ister is shifted serially out on the MISO pin)
	Reserved	7	0	R/W	Only '0' allowed
	RX DR	6	0	R/W	Data Ready RX FIFO interrupt. Asserted when
					new data arrives RX FIFO ^b .
					Write 1 to clear bit.
	TX DS	5	0	R/W	Data Sent TX FIFO interrupt. Asserted when
	_				packet transmitted on TX. If AUTO ACK is acti-
					vated, this bit is set high only when ACK is
					received.
					Write 1 to clear bit.
	MAX_RT	4	0	R/W	Maximum number of TX retransmits interrupt
					Write 1 to clear bit. If MAX_RT is asserted it must
		0.4	444		be cleared to enable further communication.
	RX_P_NO	3:1	111	R	Data pipe number for the payload available for
					reading from RX_FIFO 000-101: Data Pipe Number
					110: Not Used
					111: RX FIFO Empty
	TX FULL	0	0	R	TX FIFO full flag.
					1: TX FIFO full.
					0: Available locations in TX FIFO.
80	OBSERVE_TX				Transmit observe register
	PLOS_CNT	7:4	0	R	Count lost packets. The counter is overflow pro-
					tected to 15, and discontinues at max until
					reset. The counter is reset by writing to RF_CH.
	ARC CNT	3:0	0	R	See <u>page 65</u> and <u>page 74</u> . Count retransmitted packets. The counter is
	ARC_CNI	3.0		11	reset when transmission of a new packet starts.
					See page 65.
					occ <u>page co</u> .
09	CD				
	Reserved	7:1	000000	R	
	CD	0	0	R	Carrier Detect. See page page 74.
0.4		00.0	0 57575	D // A /	
0A	RX_ADDR_P0	39:0	0xE7E7E	R/W	Receive address data pipe 0. 5 Bytes maximum
			7E7E7		length. (LSByte is written first. Write the number of bytes defined by SETUP AW)
0B	RX ADDR P1	39:0	0xC2C2C	R/W	Receive address data pipe 1. 5 Bytes maximum
	KK_ADDK_FI	00.0	2C2C2	1 1/ 4 4	length. (LSByte is written first. Write the number
			20202		of bytes defined by SETUP_AW)
0C	RX ADDR P2	7:0	0xC3	R/W	Receive address data pipe 2. Only LSB. MSBy-
					tes is equal to RX_ADDR_P1[39:8]
0D	RX_ADDR_P3	7:0	0xC4	R/W	Receive address data pipe 3. Only LSB. MSBy-
					tes is equal to RX_ADDR_P1[39:8]
0E	RX_ADDR_P4	7:0	0xC5	R/W	Receive address data pipe 4. Only LSB. MSBy-
					tes is equal to RX_ADDR_P1[39:8]
0F	RX_ADDR_P5	7:0	0xC6	R/W	Receive address data pipe 5. Only LSB. MSBy-
					tes is equal to RX_ADDR_P1[39:8]

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
(11011)					
10	TX_ADDR	39:0	0xE7E7E 7E7E7	R/W	Transmit address. Used for a PTX device only. (LSByte is written first) Set RX_ADDR_P0 equal to this address to handle automatic acknowledge if this is a PTX device with Enhanced ShockBurst™ enabled. See page 65.
11	RX PW P0				
- 11	Reserved	7:6	00	R/W	Only '00' allowed
	RX PW P0	5:0	0	R/W	Number of bytes in RX payload in data pipe 0 (1
	Idi_IW_IO	0.0	o o	1000	to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes
12	RX_PW_P1				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P1	5:0	0	R/W	Number of bytes in RX payload in data pipe 1 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes
13	RX_PW_P2				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P2	5:0	0	R/W	Number of bytes in RX payload in data pipe 2 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes
14	RX PW P3				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P3	5:0	0	R/W	Number of bytes in RX payload in data pipe 3 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes
1.5	DV DV D4				
15	RX_PW_P4	7.6	00	D/\A/	Only 100' allowed
	Reserved	7:6	00	R/W	Only '00' allowed



A -1 -1			D4		
Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
	RX_PW_P4	5:0	0	R/W	Number of bytes in RX payload in data pipe 4 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte
					32 = 32 bytes
10					
16	RX_PW_P5	7.0	00	D // A /	Only 1001 all your d
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P5	5:0	0	R/W	Number of bytes in RX payload in data pipe 5 (1
					to 32 bytes).
					0 Pipe not used
					1 = 1 byte
					32 = 32 bytes
17	FIFO STATUS				FIFO Status Register
17	Reserved	7	0	R/W	Only '0' allowed
		6	0	R	Reuse last transmitted data packet if set high.
	TX_REUSE	0	U		The packet is repeatedly retransmitted as long
					as CE is high. TX_REUSE is set by the SPI com-
					mand REUSE_TX_PL, and is reset by the SPI
	my mii i	5	0	R	commands W_TX_PAYLOAD or FLUSH_TX
	TX_FULL	5	U		TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO.
	TX EMPTY	4	1	R	TX FIFO empty flag.
		•	•	'	1: TX FIFO empty.
					0: Data in TX FIFO.
	Reserved	3:2	00	R/W	Only '00' allowed
	RX FULL	1	0	R	RX FIFO full flag.
		•	ŭ	'`	1: RX FIFO full.
					0: Available locations in RX FIFO.
	RX EMPTY	0	1	R	RX FIFO empty flag.
			•	'`	1: RX FIFO empty.
					0: Data in RX FIFO.
N/A	ACK PLD ^C	255:0	Х	W	Written by separate SPI command
	ACK_PLD		, ,		ACK packet payload to data pipe number PPP
					given in SPI command
					Used in RX mode only
					Maximum three ACK packet payloads can be
					pending. Payloads with same PPP are handled
					first in first out.
N/A	TX PLD	255:0	Х	W	Written by separate SPI command TX data pay-
,, .					load register 1 - 32 bytes.
					This register is implemented as a FIFO with
					three levels.
					Used in TX mode only
					OSCU III TX THOUGHTIN

Address	Mnemonic	Bit	Reset	Туре	Description
(Hex)			Value		·
N/A	RX_PLD	255:0	Х	R	Read by separate SPI command
					RX data payload register. 1 - 32 bytes.
					This register is implemented as a FIFO with
					three levels.
					All RX channels share the same FIFO
1C	\mathtt{DYNPD}^{C}				Enable dynamic payload length
	Reserved	7:6	0	R/W	Only '00' allowed
	DPL_P5	5	0	R/W	Enable dyn. payload length data pipe 5.
					(Requires EN_DPL and ENAA_P5)
	DPL_P4	4	0	R/W	Enable dyn. payload length data pipe 4.
					(Requires EN_DPL and ENAA_P4)
	DPL_P3	3	0	R/W	Enable dyn. payload length data pipe 3.
					(Requires EN_DPL and ENAA_P3)
	DPL_P2	2	0	R/W	Enable dyn. payload length data pipe 2.
					(Requires EN_DPL and ENAA_P2)
	DPL_P1	1	0	R/W	Enable dyn. payload length data pipe 1.
					(Requires EN_DPL and ENAA_P1)
	DPL_P0	0	0	R/W	Enable dyn. payload length data pipe 0.
					(Requires EN_DPL and ENAA_P0)
1D	FEATURE ^C			R/W	Feature Register
	Reserved	7:3	0	R/W	Only '00000' allowed
	EN_DPL	2	0	R/W	Enables Dynamic Payload Length
	EN_ACK_PAY ^d	1	0	R/W	Enables Payload with ACK
	EN_DYN_ACK	0	0	R/W	Enables the W_TX_PAYLOAD_NOACK command

- a. This is the time the PTX is waiting for an ACK packet before a retransmit is made. The PTX is in RX mode for a minimum of $250\mu S$, but it stays in RX mode to the end of the packet if that is longer than $250\mu S$. Then it goes to standby-I mode for the rest of the specified ARD. After the ARD it goes to TX mode and then retransmits the packet.
- b. The RX_DR IRQ is asserted by a new packet arrival event. The procedure for handling this interrupt should be: 1) read payload through SPI, 2) clear RX_DR IRQ, 3) read FIFO_STATUS to check if there are more payloads available in RX FIFO, 4) if there are more data in RX FIFO, repeat from 1)
- c. To activate this feature use the ACTIVATE SPI command followed by data 0x73. The corresponding bits in the FEATURE register must be set.
- d. If ACK packet payload is activated, ACK packets have dynamic payload lengths and the Dynamic Payload Length feature should be enabled for pipe 0 on the PTX and PRX. This is to ensure that they receive the ACK packets with payloads. If the payload in ACK is more than 15 byte in 2Mbps mode the ARD must be 500µS or more, and if the payload is more than 5byte in 1Mbps mode the ARD must be 500µS or more.

Table 24. Register map of nRF24L01