## **Synchronous RAM Verilog Code**

```
module SyncRAM #(parameter DATA_WIDTH = 8, ADDR_WIDTH = 4)(
   input clk, we, re,
   input [ADDR_WIDTH-1:0] addr,
   input [DATA_WIDTH-1:0] din,
   output reg [DATA_WIDTH-1:0] dout);

reg [DATA_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];

always @(posedge clk) begin
   if (we) mem[addr] <= din;
   if (re) dout <= mem[addr];
   end
endmodule</pre>
```