EE126Lab 3 Qinlong Cui 1290554

LL120La	$U \mathcal{S}$										•	Smioi	ig Cui	14.	9033 4
/pipelinedcpu0/clk	0														
/pipelinedcpu0/rst	0														
/pipelinedcpu0/DEBUG_PC	32'h00000034		0000004	00000008	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028	0000002C	00000030	00000034
/pipelinedcpu0/DEBUG_PCPlus4_ID /pipelinedcpu0/DEBUG_PCPlus4_EX	32'h00000034 32'h00000030	(00000000 00	0000004	I 00000008	1 0000000C	00000010 0000000C	00000014 I 00000010	00000018	0000001C 00000018	I 00000020	00000024	00000028	1 0000002C 1 00000028	1 00000030 1 0000002C	00000034
/pipelinedcpu0/DEBUG_PCPlus4_MEM	32'h0000002C	(0000000		0000004	00000004	00000008	00000000	00000010	00000014	00000018	00000020 0000001C	00000024	00000024	00000028	0000002C
/pipelinedcpu0/DEBUG_PCPlus4_WB	32'h00000028	00000000				00000004	00000008	0000000C	00000010	00000014	00000018	0000001C	00000020	00000024	00000028
/pipelinedcpu0/DEBUG_MemWrite	0			-											
/pipelinedcpu0/DEBUG_MemWrite_EX /pipelinedcpu0/DEBUG_MemWrite_MEN	M 0				-		=								-
/pipelinedcpu0/DEBUG_RegWrite	1														
/pipelinedcpu0/DEBUG_RegWrite_EX	1														
/pipelinedcpu0/DEBUG_RegWrite_MEM /pipelinedcpu0/DEBUG_RegWrite_WB				1			=								=
/pipelinedcpu0/DEBUG_Branch	0														
/pipelinedcpu0/DEBUG_Jump	0														
/pipelinedcpu0/DEBUG_INSTRUCTION	32hXXXXXXXX 128h00000080000004000000C0000004	(01095020 A	C0A0000	01095822	AC0A0000	AD6B0004	0008000000040000000	02119025	00000000	000000004	AC12000C	00000000			XXXXXXXX
/pipelinedcpu0/DEBUG_TMP_REGS /pipelinedcpu0/DEBUG_SAVED_REGS		00 (CEA4126C1009AC83000				.000	0008000000040000000	0000000 ,000	0000800000004000000	000000004		C	A4126C1009AC83DEADBE	EF00000000	
/pipelinedcpu0/DEBUG_MEM_CONTEN		(0000001000000020000					00000002000000	020000000300000004	000000000000	00002 000000000000000000000000000000	00 00000000000000				000000000000000000000000000000000000000
							128'1			00004 128'h000000					
		1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	The pipeline is reset, all un	nits are set to in	itial value.												
2	It fetches the 1st instruction	1. ID of nop ma	kes RegW	rite become	e 1.	***									
2	The 1st instruction goes to	the ID stage. It	is an ADD	instruction	n so the Re	g Write goes	to 1.								
2	It fetches the 2 nd instruction		ne.												
3	The 1st instruction goes to			, ,.	N. 6 337										
	The 2 nd instruction goes to		is a SW ir	istruction s	o Memwr	ite goes to 1.									
4	It fetches the 3 rd instruction														
4	The 1 st instruction goes to The 2 nd instruction goes to	the MEM stage	•												
	The 3 rd instruction goes to	ID store It is a	CIID inch	nation so I	DogWrita o	oos to 1									
	It fetches the 4 th instruction			uction so i	teg write g	oes to 1.									
5	The 1 st instruction goes to			ita DagW	rito WD i	1) So \$t2 oh	anges to Ovi	7							
3	The 2 nd instruction goes to	MEM stage (illally will	a wrong w	alue due to	1). 30 \$12 CI \$12 has been	undated	٠.							
			ut it stores	a wrong v	iluc duc to	\$12 Has occii	updated.								
	The 3 rd instruction goes to the EX stage. The 4 th instruction gets the right value of \$t2.														
	The 5 th instruction is fetche		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
6	The 2 nd instruction changes		(EM(0)												
	The 3 rd instruction goes to		iLiii(0).												
	The 4 th instruction goes to														
	The 5 th instruction goes to	the ID stage. G	ot the wro	ng value ca	use right v	alue of \$t3 is	still in MEN	1 stage.							
	It fetches the 6 th instruction	n.		U	J			J							
7	The 3 rd instruction goes to	WB stage. Wri	te the valu	e of \$t3.											
	The 4 th instruction write go	ood value to DN													
	The 5th instruction goes the	e EX stage.													
	The 6th instruction goes the		l a good va	alue from \$	t3.										
	It fetches the 7 th instruction														
8	The 4th instruction make th).										
	The 5 th instruction with wr		to MEM s	tage.											
	The 6 th instruction goes the														
	The 7 th instruction goes the														
	It fetches 8th nop instructio	on.													
9	The 5 th instruction writes the	he wrong value	to MEM.												
	The 6 th instruction goes to	MEM stage. W	ill write a	good value											
	The 7 th instruction goes to	EX stage.													
	The 8 th instruction goes to														
10	It fetches the 9 th nop instru	iction.	EM (
10	The 6 th instruction writes g	good value to M	EM.												

	THE CITY OF THE CONTRACT OF TH							
	The 7 th instruction goes MEM stage.							
	The 8th instruction nop goes to EX stage.							
	The 9 th instruction nop goes to ID stage.							
	The 10 th instruction is fetched.							
11	The 7 th instruction writes good value to \$t2.							
	The 8 th instruction nop goes to MEM stage.							
	The 9 th instruction nop goes to EX stage.							
	The 10 th instruction goes to ID stage. Reads a good value due to 7 th instruction has written back.							
	The 11 th instruction nop is fetched.							
12	The 8 th instruction nop goes to WB stage.							
	The 9 th instruction nop goes to MEM stage.							
	The 10 th instruction goes to EX stage.							
	The 11 th instruction nop goes to ID stage.							
	The 12 th instruction nop is fetched.							
13	The 9 th instruction nop goes to WB stage.							
	The 10 th instruction goes to MEM stage. Writes a good value of \$s2 to MEM(0xC)							
	The 11 th instruction nop goes to EX stage.							
	The 12 th instruction nop goes to ID stage.							
	The 13 th instruction nop is fetched.							
14	The 10 th instruction changes the value in MEM.							
	The 11 th instruction nop goes to MEM stage.							
	The 12 th instruction nop goes to EX stage.							
	The 13 th instruction nop goes to ID stage.							