


# LAB5 Report

Qinlong Cui 1290554



Incomplete data in cycle7&8: 128'h04040202000000000000000000000000

Incomplete data in cycle8&9: 128'h04040202080804040000000000000000

Incomplete data in cycle10: 128'h02020101040402020000000000000000

1	Everything got reset. The 1 <sup>st</sup> instruction, <b>lw \$t0 0x0</b> , get fetched.
2	The 2 <sup>nd</sup> instruction, <b>add \$t0 \$t0 \$t0</b> , get fetched. The 1 <sup>st</sup> instruction enters ID stage.
3	The 3 <sup>rd</sup> instruction, <b>add \$t1 \$t0 \$t0</b> , get fetched. The 1 <sup>st</sup> instruction goes to the EXE stage. The 2 <sup>nd</sup> instruction goes to ID stage. Because the data needed is still not prepared by the 1 <sup>st</sup> instruction. The PC_WRITE_ENABLE goes 0.
4	It stalls. The 1 <sup>st</sup> instruction goes to MEM stage. The 2 <sup>nd</sup> instruction remain in the ID stage. The 3 <sup>rd</sup> instruction remain in the IF stage.
5	The 4 <sup>th</sup> instruction, <b>sub \$t2 \$t1 \$t0</b> , get fetched. The 1 <sup>st</sup> instruction goes to the WB stage. The value of \$t0 changes to <b>0x02020101</b> . The data is forwarded. The 2 <sup>nd</sup> instruction goes to EXE stage. The 3 <sup>rd</sup> instruction goes ID stage.
6	The 5 <sup>th</sup> instruction, <b>sw \$t2 0x4</b> , get fetched. The 2 <sup>nd</sup> instruction goes to MEM stage. The data is forwarded. The 3 <sup>rd</sup> instruction goes to EXE stage.

	The 4 <sup>th</sup> instruction goes to ID stage.
7	<p>The 6<sup>th</sup> instruction, <b>sw \$t2 0x6</b>, get fetched.</p> <p>The 2<sup>nd</sup> instruction goes to WB stage. The latest value of \$t0, <b>0x04040202</b> is written back.</p> <p>The 3<sup>rd</sup> instruction goes to MEM stage.</p> <p>The 4<sup>th</sup> instruction goes to EXE stage. Because it needs the latest \$t0 and \$t1, but \$t1 is still in MEM stage. So, the data is forwarded.</p> <p>The 5<sup>th</sup> instruction goes to ID stage.</p>
8	<p>Nop is fetched.</p> <p>The 3<sup>rd</sup> instruction goes to WB stage. Write \$t1 to <b>0x08080404</b>.</p> <p>The 4<sup>th</sup> instruction goes to MEM stage.</p> <p>The 5<sup>th</sup> instruction goes to EXE stage. Needs the latest data of \$t2 and it got data by forwarding. The forwarded data is useless because the target address is certain.</p> <p>The 6<sup>th</sup> instruction goes to ID stage.</p>
9	<p>Nop is fetched.</p> <p>The 4<sup>th</sup> instruction goes to WB stage. Writes \$t2 to <b>0x04040202</b></p> <p>The 5<sup>th</sup> instruction goes to MEM stage. Writes the DMEN(4) to <b>0x04040202</b>.</p> <p>The 6<sup>th</sup> instruction goes to EXE stage. Needs the latest data of \$t2, so the data is forwarded. But the data is useless because the target address is certain.</p>
10	<p>Nop is fetched.</p> <p>The 5<sup>th</sup> instruction goes to WB stage.</p> <p>The 6<sup>th</sup> instruction goes to MEM stage. Writes the DMEM(4) to 0x04040404 and DMEM(8) to 0x02020000.</p>
11	<p>Nop is fetched.</p> <p>The 6<sup>th</sup> instruction goes to WB stage.</p>

If we add a Nop instruction after the 1<sup>st</sup> instruction. It could be regard as we manually stall the pipeline in this condition. When the 2<sup>nd</sup> instruction goes to the EXE stage, the data has already WB to \$t0. The number of cycles, value of PC, states of DMEM and Register at the end are the same as the waveform above.