

	The 4 <sup>th</sup> instruction goes to ID stage.
7	The 6 <sup>th</sup> instruction, sw \$t2 0x6, get fetched.
	The 2 <sup>nd</sup> instruction goes to WB stage. The latest value of \$t0, <b>0x04040202</b> is written back.
	The 3 <sup>rd</sup> instruction goes to MEM stage.
	The 4 <sup>th</sup> instruction goes to EXE stage. Because it needs the latest \$t0 and \$t1, but \$t1 is still in MEM stage. So, the data is forwarded.
	The 5 <sup>th</sup> instruction goes to ID stage.
8	Nop is fetched.
	The 3 <sup>rd</sup> instruction goes to WB stage. Write \$t1 to <b>0x08080404</b> .
	The 4 <sup>th</sup> instruction goes to MEM stage.
	The 5 <sup>th</sup> instruction goes to EXE stage. Needs the latest data of \$t2 and it got data by forwarding. The forwarded data is useless because
	the target address is certain.
	The 6 <sup>th</sup> instruction goes to ID stage.
9	Nop is fetched.
	The 4 <sup>th</sup> instruction goes to WB stage. Writes \$t2 to <b>0x04040202</b>
	The 5 <sup>th</sup> instruction goes to MEM stage. Writes the DMEN(4) to <b>0x04040202</b> .
	The 6 <sup>th</sup> instruction goes to EXE stage. Needs the latest data of \$t2, so the data is forwarded. But the data is useless because the target
	address is certain.
10	Nop is fetched.
	The 5 <sup>th</sup> instruction goes to WB stage.
	The 6 <sup>th</sup> instruction goes to MEM stage. Writes the DMEM(4) to 0x04040404 and DMEM(8) to 0x02020000.
11	Nop is fetched.
	The 6 <sup>th</sup> instruction goes to WB stage.

If we add a Nop instruction after the 1<sup>st</sup> instruction. It could be regard as we manually stall the pipeline in this condition. When the 2<sup>nd</sup> instruction goes to the EXE stage, the data has already WB to \$t0. The number of cycles, value of PC, states of DMEM and Register at the end are the same as the waveform above.