

# AutoChip — Report of 5 Examples

---

Course/Lab: Lab 2-AutoChip

Student: **Naveen Kumar Senthil Kumar**

NetID: **ns6503**

Date: September 18, 2025

# 1. Binary to BCD Converter

Folder: /content/binary\_to\_bcd

Prompt source file: ./binary\_to\_bcd/config.json ('prompt' field)

Testbench file: ./binary\_to\_bcd/binary\_to\_bcd\_tb.v

Module name (expected): top\_module

## Prompt (summary)

Generate Verilog-2001 module top\_module converting 5-bit binary\_input (0–31) to 8-bit BCD (tens in [7:4], ones in [3:0]) using division/modulo; output only the module.

## Run configuration

Model: ChatGPT (gpt-4o-mini) via AutoChip loop

Num candidates per iteration: 5

## Results

- Iteration 0: all 5 candidates: Testbench ran successfully; Mismatches: 0 / Samples: 32.
- Costs per candidate (approx): \$0.0000903, \$0.0001047, \$0.0001167, \$0.0001041, \$0.0001101.
- Ranks for all responses: 1.0 (perfect).

## Key insight

Well-specified prompt with exact header/ports + simple arithmetic led to consistent, correct completions across candidates.

# 2. State Sequence Detector (FSM)

Folder: /content/sequence\_detector

Prompt source file: ./sequence\_detector/config.json ('prompt' field)

Testbench file: ./sequence\_detector/sequence\_detector\_tb.v

Module name (expected): top\_module

## Prompt (summary)

Synthesize Verilog-2001 top\_module with 8 states S0–S7 and exact transition rules; active-low async reset to S0; combinational output sequence\_found=1 only when state==S7 AND data==3'b101.

## Run configuration

Model: ChatGPT (gpt-4o-mini) via AutoChip loop

Num candidates per iteration: 5

## Results

- Iteration 0: all 5 candidates simulated with exactly 1 error.
- Common failure: 'Error: Cycle 8, Expected: 1, Got: 0'; Mismatches: 1 / Samples: 12 (rank  $\approx 0.9167$ ).
- Costs per candidate (approx):  $\sim \$0.000323$ – $\$0.000328$ .

## Key insight

Likely edge/condition mismatch: output asserted one cycle late/early or S7 gating wrong. Tighten prompt to clarify Moore/Mealy timing and require explicit registered/comb structure for sequence\_found.

## 3. Die Roller (LFSR-based RNG)

Folder: /content/dice\_roller

Prompt source file: ./dice\_roller/config.json ('prompt' field)

Testbench file: ./dice\_roller/dice\_roller\_tb.v

Module name (expected): top\_module

## Prompt (summary)

Verilog-2001 top\_module with LFSR[7:0], roll rising-edge detection, taps  $x^8+x^7+x^6+x^5+1$ , modulo mapping for 4/6/8/20-sided dice; single always @(posedge clk or negedge rst\_n), nonblocking ops.

## Run configuration

Model: ChatGPT (gpt-4o-mini) via AutoChip loop

Num candidates per iteration: 5

## Results

- Iteration 0: all 5 candidates: Testbench ran successfully; Mismatches: 0 / Samples: 4000.
- Costs per candidate (approx):  $\sim \$0.000349$ – $\$0.000369$ .
- Ranks for all responses: 1.0 (perfect).

### **Key insight**

Precise behavioral spec (roll edge, modulo ranges 1..N, feedback taps) ensured deterministic compliance across candidates.

## **4. Shift Register**

Folder: /content/shift\_register

Prompt source file: ./shift\_register/config.json ('prompt' field)

Testbench file: ./shift\_register/shift\_register\_tb.v

Module name (expected): top\_module

### **Prompt (summary)**

Generate a simple 8-bit shift register with active-low reset and shift\_enable; output-only module, no testbench generation.

### **Run configuration**

Model: ChatGPT (gpt-4o-mini) via AutoChip loop

Num candidates per iteration: 5

### **Results**

- Iteration 0: all 5 candidates: Testbench ran successfully; Mismatches: 0 / Samples: 7.
- Costs per candidate (approx): ~\$0.0001225–\$0.0001412.
- Ranks for all responses: 1.0 (perfect).

### **Key insight**

Short, unambiguous prompt; simple sequential logic with reset/shift made it robust across completions.

## **5. Token Bucket Rate Limiter**

Folder: /content/tokenbucket

Prompt source file: ./tokenbucket/config.json ('prompt' field)

Testbench file: ./tokenbucket/tokenbucket\_tb.v

Module name (expected): top\_module

### **Prompt (summary)**

Verilog-2001 top\_module with parameters (DEN,RATE\_NUM,BURST\_MAX,TOKEN\_COST), 32-bit tokens, MAX\_TOKENS=BURST\_MAX\*DEN, POST-ADD semantics, ready\_o derived from tokens\_sat, registered 1-cycle grant pulse, no SV features.

### **Run configuration**

Model: ChatGPT (gpt-4o-mini) via AutoChip loop

Num candidates per iteration: 5

### **Results**

- Run output truncated in the provided export; setup, prompt, and file staging are visible.
- Prior logs indicate adherence to POST-ADD readiness and saturation; final pass/fail not visible.

### **Key insight**

The strict POST-ADD wording is critical; ensuring ready\_o is based on tokens after addition/saturation avoids off-by-one grant/ready errors.

### **Overall Observations**

- Strong, explicit prompts that fix module headers, reset behavior, and exact arithmetic/timing conditions lead to 100% pass rates across multiple candidates.
- For FSMs, specify Moore vs Mealy output timing and whether detection is combinational or registered, to prevent one-cycle misalignments.
- Including compile/sim constraints (no SV, nonblocking in sequential, no initial blocks) reduces variance and warnings.

*\*ChatGPT was used to summarize the insights found during execution of Auto Chip scripts*