

Low Noise And Low Power Transimpedance Amplifier using Inverter Based Local Feedback

Priya Singh

Indira Gandhi Delhi Technical
University for Women, Kashmeri Gate,
New delhi, India
priyasingh00890@gmail.com

Vandana Niranjana

Indira Gandhi Delhi Technical
University for Women, Kashmeri Gate,
New delhi, India
vandana_niranjana@yahoo.com

Ashwini Kumar

Indira Gandhi Delhi Technical
University for Women, Kashmeri Gate,
New delhi, India

Abstract- The large data that needs to be transferred has led to an high usage of optical communication systems. In optical communication system Transimpedance amplifiers (TIA) plays a very important role. TIA are used at the receiver side of optical communication system to convert the current obtained from photodiode to amplified voltage. Thus obtained appropriate voltage signal is processed in further stages of communication system. A TIA should have high bandwidth and low power consumption but due to large photodiode capacitance it is difficult to achieve. This paper presents a transimpedance amplifier (TIA) circuit with high gain and wide bandwidth with very low noise effect. Author has used inverter based feedback system with always on PMOS and NMOS to reduce the leakage current for nanoelectronics application and increase the bandwidth for wide band and high speed application. With this topology achieved -3db bandwidth is 8.2 GHz with high gain of 53.2dB/ohms. The noise effect is 23.36pA/sqrt(Hz) i.e. very low compared to other topologies in 180nm design. The author had used current mirror instead of constant current source thus power dissipation is also very low i.e. 3.6mW. Thus this TIA can be used efficiently in low power high band 10Gb/s applications

Keywords : Transimpedance Amplifier (TIA), Differential Input, Regulated Gain Cascode(RGC), Small Signal Model, Bandwidth, CMOS

I. INTRODUCTION

The high amount of data transfer needs high speed communication system. Optical communication system mainly have three parts: (i) transducer-a signal converter from electronic signal to optical signal-(ii) transmission channel using optical fibre (iii) a sensor to detect optical signal and convert in current signal i.e. a photodiode.[1-5] When long distance communication is to be performed mostly light signal degrades, thus quality attenuates. To compensate for it a solution is to be designed. A high intensity photodiode with high sensitivity to light should be used for proper transfer in long distance. The electric current generated from these light signal must be amplified properly and converted to voltage signal with low noise for further processing blocks. This amplification and conversion of current signal in to voltage signal is done by transimpedance amplifier (TIA)[6-8] Thus a low noise high tolerance TIA is needed for the system.[10-12] In this

paper author has designed a low noise, low power and high gain, large bandwidth TIA for 10Gb/s applications.

Further section II of the paper includes literature survey followed by proposed methodology in section III. Section IV presents results and analysis and finally the conclusion of the paper.

II. LITERATURE REVIEW

The most important building block in optical communication is TIA at receiver end because it directly affects the system's speed and noise performance. [21, 22]. Now a days silicon deep-submicron CMOS based technologies are becoming more efficient because of their less chip cost and high integration density. The main limitation imposed on TIA is due to large photodiode capacitance effect which leads to reduction in bandwidth. Various work has been done in these area to help to reduce the effect of photodiode capacitance.

Inductive peaking had played great role in increasing bandwidth as well as reducing noise. [23–25]. However; the large chip area consumption due to inductor makes the overall circuitry very expensive. Moreover these inductors also induce inductor coupling thus high chance of crosstalk. Apart from that high group delay fluctuation can cause a problem. Capacitive degeneration is also a method to increase the bandwidth by adding a zero but this leads to lower DC gain in circuit [26]. The Common Gate (CG) topology reduces the effect of high input parasitic capacitance on the bandwidth [27]. But, while using the nano scale devices the complete isolation is not possible due to poor device characteristics. Modification of the conventional CG-TIA to a regulated cascode (RGC) [28] can reduce the input impedance or by adding an active local feedback can also reduce the input impedance to increase the bandwidth. [29]. Main drawback of RGC is the noise performance which is reported as worse than Common Source (CS) topology. [30].

The proposed TIA have used an inverter based local feedback to reduce the input impedance with an NMOS as main amplifier to achieve a high bandwidth like the conventional RGC-TIA with improved noise performance and better power consumption.

The diagram shows a complex CMOS inverter circuit with local feedback. The PMOS network consists of three transistors: M_{p1} , M_{p2} , and M_p . The NMOS network consists of three transistors: M_{n1} , M_n , and M_{n2} . A feedback loop is implemented using a capacitor and a current source I_b . The output node is labeled V_{OUT} , and the input node is labeled I_{ref} . The circuit is connected to V_{DD} and GND .

Figure 1 displays a schematic of the proposed method. Here $Mn1$ act as main amplifier. The input given to $Mn1$ and inverter both. Here inverter act as local feedback. Output from inverter is given to gate of $Mn1$. And final output is taken from drain of $Mn1$. The inverter-based local feedback increases the gain and bandwidth by reducing the input impedance. In inverter always on PMOS Mp and always on NMOS Mn is added to increase the tolerance of inverter thus reducing the overall leakage current for nono-technology applications of the circuit.

Mp1 act as load resistor and resistance is equal to:

Here

rds : resistance acting between drain to source.

equation of the Zin is simplified to :

Where A_{c1} is the voltage gain from the inverter-based local feedback:

As $Ac1$ increases input impedance reduces thus gain will increase. The impedance in input and the total capacitance of the Mn1 source is related to the bandwidth of the TIA:

Bandwidth of the system is derived as

$$BW = \frac{1+gmn1(ACS+1)}{2\pi Cin_{proposed}ckrt} \quad (5)$$

Noise Analysis

The input current coming from the photodiode is very small. Noise is a critical parameter of the TIA. The total input-referred input noise can be determined by determining the individual sum of noises¹. The Mp2 and Mn2 are the transistors of the inverter circuit. The noise from the inverter feedback circuit can be calculated as:

$$I_{inv}^2 = \frac{1}{(g_{Mp2} + g_{Mn2})^2} (4K T_{\omega}^2 C_{in}^2 (r_{g_{Mp2}} + r_{g_{Mn2}}) + \frac{K_f}{L_{Cox}} (g_{Mp2}/W_2) + (g_{Mn2}/W_2)) \quad (6)$$

Here

k : process dependent constant

r: noise excess factor.

Cox: oxide capacitance

W, L : effective width and length.

T :temperature

g0: channel conductance when the drain-source voltage is zero

The noise generated by the Mn1 transistor is as follows:

$$I_{n,Mnl}^2 = (1/(g_{mnl}^2))(4KT\omega^2 C_{in}^2 (rg_{0nl}) + \frac{Kf}{Wn1LCox} (g_{nl}^2)) \quad (7)$$

The noise generated by the Mn1c transistor is as follows:

$$I_{n,Mn1c}^2 = (1/(g_{m1c}^2))(4KT\omega^2 C_{in}^2 (rg_{0n1c}) + \frac{K_f}{Wn1cLCox})(g_{n1c}^2) \quad (8)$$

The noise generated by the Mn2c transistor is as follows:

$$I_{n,Mn2c}^2 = (1/(g_{m2c}^2))(4KT\omega^2 C_{in}^2 (rg_{0n2c}) + \frac{Kf}{Wn2cLCor}(g_{n2c}^2) \quad (9)$$

Each part of the input noise of the proposed TIA is calculable by the individual amount of the noise. The total noise can be calculated as follows

$$I_{n,\text{total}}^2 = I_{n,\text{inv}}^2 + I_{n,\text{Mn1}}^2 + I_{n,\text{Mn1c}}^2 + I_{n,\text{Mn2c}}^2 \quad (10)$$

Consider $4KT_{\omega}^2Cin^2$ term as 'A' and $\frac{Kf}{wn1LCox}$ term as 'B'. Apply equation 7-9 in equation 10. Then the total noise obtained as equation 11. From the $\Gamma_{n,total}^2$ it can be analyzed that the noise can reduce by the aspect ratio of Mn1. Noise will increase concerning the increase in the frequency:

$$I_{n,\text{total}}^2 = \frac{1}{(g_{Mp2} + g_{Mn2})^2} (A(\text{rg}_{Mp2} + \text{rg}_{Mn2}) + \frac{Kf}{LCox} (g_{Mp2}/W2) + (g_{Mn2}/W2)) + (1/(g_{n1}^2))(A(\text{rg}_{0n1}) + B.(g_{n1}^2) + (1/(g_{n1c}^2))(A(\text{rg}_{0n1c}) + B.(g_{n1c}^2) + (1/(g_{n2c}^2))(A(\text{rg}_{0n2c}) + \frac{Kf}{Wn2CLCox} (g_{n2c}^2) \quad (11)$$




Fig. 2. The small-signal diagram

IV. SIMULATION RESULTS

The proposed circuit is simulated using cadence virtuoso 180nm TSMC technology node. The parameters used are given in table 1.

The frequency response of the proposed TIA is shown in figure 3. From this obtained bandwidth is 8.2 GHz and transimpedance gain is 53.2dBohms. Figure 3 also depicts the comparison of the post layout and pre layout Ax analysis output. It can be seen that -3dB bandwidth is not much varied and gain is same for both. Thus circuit performance is good.




Fig. 3. The frequency response of the Proposed TIA

Fig 4 and fig 5 represents the monte-carlo simulation for gain and bandwidth of the circuit respectively.




Fig. 4. The gain variation with the monte Carlo analysis

Number of samples taken were 1000 and thus it is shown that standard deviation is very low in gain of 0.4dB only and of

bandwidth is also very low i.e. 512.8MHz only. Thus circuit performance is stable with reference to gain and bandwidth




Fig. 5. The bandwidth result from the Monte Carlo analysis




Fig. 6. The eye diagram result of the TIA

Figure 6 shows the eye diagram of proposed circuit with peak to peak voltage of 20mV this wide eye opening thus signal quality will be good, here input current was 16uA.

V. COMPARISON

The comparisons of the proposed system concerning the previous systems are shown below in table 2.

Author had defined the figure of merit of the circuit, it can be calculated from the equation 12:

$$FOM = (\text{Gain dB} \times \text{Bandwidth GHz}) / (\text{power mW}) \quad (12)$$

It is clear from the comparison table that FOM of proposed circuit is very high as compared to other circuits. Thus proposed circuit had achieved proper trade off between gain bandwidth and power consumption.

VI. CONCLUSION

The proposed TIA performs very good with low power consumption and high bandwidth. When compared with conventional RGC topology its performance is very high. This topology helps in achieving low input impedance with the help of local inverter based feedback, high tolerance for leakage current due to always on PMOS and NMOS. Furthermore current mirror as current source is improving the power consumption and reducing the chip area as well. This circuit can be used efficiently for low power IOTs applications. The increasing need of high speed optical communication system can be achieved using this topology

TABLE I. PARAMETERS USED

Technology	180nm
Aspect Ratio	Mp1=10um Mn1 = 30um Mp2=Mn2 = 80um
Capacitance	450pF
Supply Voltage	1.8v

TABLE II. COMPARISON OF THE OUTPUT BETWEEN SUGGESTED TIA AND OTHER TECHNOLOGIES.

	[1]	[3]	[9]	[20]	[22]	Proposed TIA
Technology nm	180	130	180	180	180	180
Voltage supply V	1.8	1.5	1.8	1.8	1.8	1.8
Gain dBΩ	51.4	50	46	54.3	50	53.2
Bandwidth GHz	7.3	2.9	4	7	6.5	8.2
Power mW	4.3	45.6	31.5	29	14	3.6
Noise(pA/√Hz)	27	51.8	18	5.9	-	23.36
FOM	87.20	3.17	5.84	13.10	23.21	121.17

REFERENCES

- [1] Preeti Singh, Maneesha Gupta.(2020, May). "Wideband inductorless transimpedance amplifier using capacitive degeneration and negative capacitance." Wileyonlinelibrary.com/journal/jnm
- [2] Marufuzzaman M, Reaz MBI, Yeng LS.(2018)." Design of low-Cost Transimpedance Amplifier for optical receiver. "Trans Electr Electron Mater. 2018;19:7-13
- [3] Kim J, Buckwalter JF. (2010)." Bandwidth enhancement with low group-delay variation for 40-Gb/s transimpedance amplifier." IEEE Trans Circuits Syst I. 2010;57:1964-1972
- [4] Nidhi Singh, Vandana Niranjana, "Wide Band Transimpedance Amplifier using Class AB FVF" IEEE International Conference on Recent Developments in Control, Automation & Power Engineering (RDCAPE-2019), Amity University Uttar Pradesh, Noida, UP, October 10-11, 2019
- [5] Diksha Tripathi, Vandana Niranjana, "Improving Noise performance of Transimpedance Amplifier" IEEE International Conference on Recent Trends On Electronics, Information & Communication Technology (RTEICT), Bengaluru, India, 17-18, May 2019.
- [6] Pragati Mishra and Vandana Niranjana, "Gain And Bandwidth Boosting Of Transimpedance Amplifier", IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, 18- 19 May 2018.
- [7] oia Wang, Zhigong Wang. (2013). "Low-power, lowarea preamplifier for ultra high-speed multichannel optical communication system", International Journal of Circuit Theory and Applications.
- [8] F. Aznar, W. Gaberl, H. Zimmermann. (2009). "A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology", IEEE International Symposium on Circuits and Systems, pp.189-192.
- [9] Chen D, Yeo KS, Shi X, Do MA, Boon CC, Lim WM. (2013). "Cross-coupled current conveyor based CMOS Transimpedance amplifier for broadband data transmission". IEEE Trans VLSI Syst. 2013;21:1516-1525.
- [10] Han L, Yu M, Zong L. (2010). "Bandwidth enhancement for transimpedance amplifier in CMOS process". Paper presented at: 3rd International Conference on Biomedical Engineering and Informatics, Yantai 2010: pp. 2839–2842. <https://doi.org/10.1109/BMEI.2010.5639311>.
- [11] T. Addabbo, A.Fort, M.Mugnaini, E.Panzardi, S.Rocchi, V.Vignoli. (2016). Multisensor electrostatic detection of moving charged particles, 2016 IEEE Sensors Applications Symposium (SAS).
- [12] Md. Torikul Islam Badal, Mamun Bin Ibne Reaz, Lye Suet Yeng, Mohammad Arif Sobhan Bhuiyan, Fahmida Haque. (2018)". Advancement of CMOS Transimpedance Amplifier for Optical Receiver", Transactions on Electrical and Electronic Materials.
- [13] Chien, Yu-Hsun, Kuan-Lin Fu, and Shen-Iuan Liu. (2014)." A 3–25 Gb/s Four-Channel Receiver With Noise-Canceling TIA and Power-Scalable LA", IEEE Transactions on Circuits & Systems II express briefs.
- [14] Seifouri M, Amiri P, Dadras I. (2017)."A transimpedance amplifier for optical communication network based on active voltage-current feedback". Microelectron J. ;67:25-31.
- [15] Singh P, Gupta M, Bansal U. (2018). "Wideband transimpedance amplifier using negative capacitance and capacitive feedback". Analog Integr Circuits Signal Process. 2018;97:269-279. <https://doi.org/10.1007/s10470-018-1246-x>.
- [16] Razavi B. Design of Integrated Circuits for Optical Communications. New York, NY: McGraw-Hill; 2003.
- [17] Sackinger E, Guggenbuhl W. (1990). " A high-swing, high-impedance MOS cascode circuit". IEEE J Solid-State Circuits. 1990;25:289-298. <https://doi.org/10.1109/4.50316>
- [18] Zhang Y. (2018) "Design of CMOS Front-End Receivers for Optical Wireless Communication. "Medford, OR: Tufts University..
- [19] Shahdoost S, Medi A, Saniei N. (2016)". Design of low-noise transimpedance amplifiers with capacitive feedback." Analog Integr Circuits Process. 2016;86:233-240. <https://doi.org/10.1007/s10470-015-0669-x44>.
- [20] Yazgi M, Abu-Taha J. (2016)."A 7 GHz compact transimpedance amplifier TIA in CMOS 0.18 lm technology." Analog Integr Circuits Signal Process. 2016;86:429-438.
- [21] Fields, C., Tsen, T., McGuire, C., Yoon, Y., Zehnder, D., Thomas, S., et al. (2010). "110GHz transimpedance amplifier in inP-InGaAs heterojunction for 100 Gbitethernet". IEEE Microwave and Wireless Components Letters, 20, 465–467.
- [22] Wu, C., Sovero, E., & Massey, B. (2003). "40-GHz transimpedance amplifier with differential outputs using InP-InGaAs heterojunction bipolar transistor"s. IEEE Journal ofSolid-State Circuits, 38, 1518–1523.
- [23] Wang, C. Y, Wang, C. S., Wang, C. K. (2007)". An 18-mW twostage CMOS transimpedance amplifier for 10 Gb/s optical application in"

- Proceedings of IEEE Asian Solid-State Circuits Conference in Jeju (pp. 412–415).
- [24] Kim, J., & Buckwalter, J. (2010). “Bandwidth enhancement with low group-delay variation for a 40-Gb/s transimpedance amplifier.” *IEEE Transactions on Circuits and Systems I (TCAS I)*, 57, 1964–1972.
 - [25] Aflatouni, F., & Hashemi, H. (2009). “A 1.8 mW wideband 57 dBX transimpedance amplifier in 0.13 μ m CMOS in IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers in Boston (pp. 57–60).
 - [26] Lu, Z., Yeo, K. S., Ma, J., Do, M. A., Lim, W. M., & Chen, X. (2007). “Broad-band design techniques for transimpedance amplifiers.” *IEEE Transactions on Circuits and Systems I (TCAS I)*, 54(3), 590–600.
 - [27] Park, K., Oh, W. S., Choi, B., Han, J., & Park S. M. (2007). “A 4-Channel 12.5 Gb/s common-gate transimpedance amplifier array for DVI/HDMI applications” in *Proceedings of IEEE International Symposium on Circuits and Systems in New Orleans* (pp. 2192–2195).
 - [28] Park, S. M., & Yoo, H. (2004). “1.25-Gb/s regulated cascade CMOS transimpedance amplifier for gigabit ethernet applications.” *IEEE Journal of Solid-State Circuits*, 39(1), 112–121.
 - [29] Borremans, J., Wambacq, P., Soens, C., Rolain, Y., & Kuijk, M. (2008). “Low-area active-feedback low-noise amplifier design in scaled digital cmos”. *IEEE Journal of Solid-State Circuits*, 43, 2422–2433.