


END-TO-END EXECUTION FLOW



Timed region: begin after inputs are resident in shared SDRAM; end when the final disparity map is committed. Include register setup, arbitration, all memory traffic, compute, and completion synchronization. Exclude host dataset transfer and display from both CPU and accelerated measurements.