\*\*\*\*\*\*\*\*\*\*\*

Report : timing

-path full
-delay min
-max\_paths 1

Design: Switch Version: 0-2018.06-SP4

Date : Mon Dec 20 17:24:05 2021

\*\*\*\*\*\*\*\*\*\*\*

Operating Conditions: ff1p16v125c Library: saed32hvt\_ff1p16v125c

Wire Load Model Mode: enclosed

Startpoint: pe\_u/pe0/Rpipe\_reg[0]

Des/Clust/Port Wire Load Model Library

(rising edge-triggered flip-flop clocked by ideal\_clk)

Endpoint: pe\_u/pe1/Rpipe\_reg[0]

(rising edge-triggered flip-flop clocked by ideal\_clk)

Path Group: ideal\_clk

Path Type: min

Switch PEtotal	8000 8000	saed32hvt_ff1p16v125c saed32hvt_ff1p16v125c		
Point		Incr	Path	
pe_u/pe0/Rpipe_re pe_u/pe0/Rpipe[0] pe_u/pe1/R[0] (PE	ay (ideal) eg[0]/CLK (DFFX1_LVT) eg[0]/Q (DFFX1_LVT)   (PE_0) =14) eg[0]/D (DFFX1_LVT)	0.00 0.00 0.00 0.05 0.00 0.00	0.00 0.00 0.05 0.05 0.05 0.05 0.05	r r r
<pre>clock ideal_clk ( clock network del pe_u/pe1/Rpipe_re library hold time data required time</pre>	ay (ideal) g[0]/CLK (DFFX1_LVT)	0.00 0.00 0.00 0.01	0.00 0.00 0.00 0.01 0.01	r
data required time			0.01 -0.05	
slack (MET)			0.04	