

A MAJOR PROJECT SYNOPSIS -
ON
FABMETRICS AI: AUTOMATED SEMICONDUCTOR
WAFER DEFECT INSPECTION & YIELD
ENHANCEMENT PLATFORM

SUBMITTED IN PARTIAL FULFILLMENT FOR THE AWARD OF DEGREE OF
BACHELOR OF TECHNOLOGY
IN
COMPUTER SCIENCE AND ENGINEERING / ELECTRONICS & COMMUNICATION
ENGINEERING



Submitted by:

CHITRANSH SAXENA (Enrollment No.)
CO-AUTHOR 1 (Enrollment No.)
CO-AUTHOR 2 (Enrollment No.)

Under the Guidance of:

DR. SUPERVISOR NAME
Designation
Department of CSE / ECE

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING / ECE
JAYPEE INSTITUTE OF INFORMATION TECHNOLOGY, NOIDA (U.P.)

SEPTEMBER 2025 / FEBRUARY 2026

CERTIFICATE

This is to certify that the major project synopsis titled “**FabMetrics AI: Automated Semiconductor Wafer Defect Inspection & Yield Enhancement Platform**” submitted by **Chitransh Saxena**, Co-Author 1, and Co-Author 2 is new, appropriate, and not repeated/copied from the previously submitted project works.

Signature of Supervisor: _____

Name of the Supervisor: Dr. Supervisor Name

Department of CSE / ECE,

JIIT, Sec-128 / Sec-62,

Noida-201304

Dated: 11-08-2026

DECLARATION

We hereby declare that the “**FABMETRICS AI**” Major Project submission is not repeated/copied from previously submitted project works and has not misrepresented, fabricated, or falsified any idea, dataset, fact, or source in our submission.

Place: Noida

Date: 11-Aug-2026

Name: Chitransh Saxena

Enrollment: Enrollment No.

Name: Co-Author 1

Enrollment: Enrollment No.

Name: Co-Author 2

Enrollment: Enrollment No.

PROBLEM STATEMENT

"Precision at the nanoscale determines survival in modern semiconductor fabrication."

Semiconductor fabrication cleanrooms operate at extreme sub-micron scales where microscopic physical defects on silicon wafers can instantly destroy entire microchip yield batches. Conventional manual optical inspection (AOI) methods suffer from human fatigue, slow processing rates (exceeding 140ms per substrate), severe class imbalance, and high subjective error rates. Existing machine learning baselines (Radon+SVM, Shallow CNNs) fail to achieve the required reliability (>95% Macro-F1) across complex overlapping failure modes.

The **FabMetrics AI** project targets this industrial gap by constructing an automated, high-precision deep learning platform capable of real-time multi-class wafer defect classification, computer vision spatial localization, and automated yield report generation. The primary goal is to provide cleanroom yield engineers with an instant, sub-16ms diagnostic engine that identifies defect patterns (Scratch, Donut, Edge-Ring, Edge-Loc, Loc, Center, Near-full, Random, None, Multi-Defect), highlights defect die clusters using bounding box contours, and stores historical audit records under secure user-authenticated profiles.

The platform incorporates a novel **Dual-Branch Cross-Attention Architecture (ResNet50-CBAM + EfficientNet-B0)** trained on 35,000 equalized wafer maps utilizing Focal Loss ($\gamma=2.0$) and Stochastic Weight Averaging (SWA). It couples high-precision inference with an executive 4-page PDF yield audit generator and a cleanroom AI tutor chatbot, establishing a scalable solution for modern Industry 4.0 fabrication plants.

OBJECTIVES

The purpose of the FabMetrics AI project is to create an integrated industrial computer vision platform that automates silicon wafer defect recognition and cleanroom yield analytics. By combining dual-stream deep neural networks with computer vision contour segmentation, FastAPI REST microservices, and interactive web dashboard interfaces, the system achieves sub-16ms automated inspection.

Dataset Acquisition & Preprocessing Objectives

- To curate and preprocess 35,000 equalized wafer map samples from the benchmark WM-811K semiconductor dataset.
- To implement advanced spatial data augmentation (random rotations, axial flips, SMOTE balancing) to resolve severe class imbalance across 10 defect modes.
- To extract normalized 2D die matrix representations suitable for spatial and textural feature extraction pipelines.

Software / Deep Learning Algorithm Objectives

- To architect a Dual-Branch Cross-Attention Neural Network combining ResNet50-CBAM (spatial topology branch) and EfficientNet-B0 (surface texture branch).
- To optimize training convergence using Focal Loss ($\gamma=2.0$) and Stochastic Weight Averaging (SWA) over 50 epochs.
- To achieve a state-of-the-art Validation Macro F1-score exceeding 97.5% at sub-16ms inference latency.
- To develop an automated Computer Vision contour isolation engine (OpenCV) to localize and bound defect die clusters with exact bounding box coordinates.

Backend Infrastructure & Security Objectives

- To design a high-throughput FastAPI REST microservice supporting asynchronous batch wafer map processing.
- To implement secure SQLite database integration (`fabmetrics.db`) featuring salted PBKDF2 password hashing (100,000 iterations) and persistent Bearer session tokens.
- To enforce streaming file upload size limits (10MB) and SQLite Write-Ahead Logging (WAL) for lock-free multi-user concurrency.

User Interface & Executive Reporting Objectives

- To construct an interactive Glassmorphic Web Dashboard (`frontend/index.html`) featuring 55 custom themes, dynamic contrast engine, and a 50-sample paginated visual showroom catalog.
- To build an automated 4-Page Executive PDF Yield Audit Report engine (ReportLab) featuring background patent watermarks (`REG US-2026-FABMETRICS-AI`).
- To integrate an embedded Cleanroom AI Tutor Chatbot with domain-specific guardrails for cleanroom failure physics and ISO 14644-1 standards.

INTRODUCTION

The semiconductor industry forms the backbone of global electronics, telecommunications, and computing infrastructure. As microchip fabrication scales down to nanometer gate nodes (7nm, 5nm, 3nm), cleanroom yield management becomes the single most critical determinant of commercial profitability. Silicon wafer map defect patterns (such as Scratches, Donuts, Edge-Rings, Loc, and Center anomalies) serve as direct signatures of specific cleanroom equipment failures.

Historically, defect inspection relied on human operators or shallow machine learning algorithms (Radon Transform + SVM). However, manual inspection is slow, subjective, and prone to fatigue, while shallow models fail to capture complex spatial correlations across non-uniform die distributions. Modern automated defect classification (ADC) requires deep neural networks that can simultaneously analyze high-level spatial topology and fine-grained die surface textures.

This project introduces **FabMetrics AI**, an end-to-end industrial platform engineered to solve cleanroom yield inspection challenges. By combining state-of-the-art dual-branch deep neural networks, computer vision contour bounding box segmentation, secure SQLite user authentication, and automated executive 4-page PDF yield report generation, FabMetrics AI establishes a comprehensive solution for modern smart semiconductor fabs.

METHODOLOGY

The project execution follows a structured 8-phase engineering methodology covering dataset curation, model architecture, backend development, and user interface deployment:

- 1. Dataset Acquisition & Equalization:** Curation of 35,000 equalized wafer maps from the WM-811K benchmark dataset covering 10 defect modes (Scratch, Donut, Edge-Ring, Edge-Loc, Loc, Center, Near-full, Random, none, Multi-Defect). Applied SMOTE and random rotation/flipping to resolve severe class imbalance.
- 2. Dual-Branch Model Architecture Design:** Engineered a hybrid neural network featuring a ResNet50-CBAM branch (extracting 2,048-dim spatial topological feature maps) and an EfficientNet-B0 branch (extracting 1,280-dim fine-grained surface textures), fused via a Cross-Attention gating mechanism.
- 3. Optimization & Loss Function Pipeline:** Utilized Focal Loss ($\gamma=2.0$) to penalize hard-to-classify samples and Stochastic Weight Averaging (SWA) over 50 epochs on Kaggle GPU infrastructure to guarantee optimal weight convergence.
- 4. Computer Vision Bounding Box Localization Engine:** Developed an automated OpenCV contour processing pipeline (``inference/preprocess.py``) that isolates failing die clusters, calculates spatial centroids, and overlays localized red bounding boxes on wafer maps.
- 5. Asynchronous FastAPI Backend Microservice:** Constructed REST API endpoints (``/predict``, ``/generate-report``, ``/api/history``, ``/api/auth/login``) in ``app.py`` supporting sub-16ms inference execution and 10MB streaming file size upload limits.
- 6. Secure SQLite Database Integration:** Developed ``inference/database.py`` with ``fabmetrics.db`` featuring PBKDF2-HMAC-SHA256 password hashing (100,000 iterations + unique salt), Bearer session tokens, and SQLite Write-Ahead Logging (WAL) mode for concurrent multi-user access.
- 7. Glassmorphic Web Dashboard & Showroom Catalog:** Built a responsive frontend (``frontend/index.html``) featuring 55 custom themes, dynamic contrast engine, 50-sample paginated visual SVG wafer map showroom catalog, and a floating Cleanroom AI Tutor Chatbot.
- 8. Branded Executive PDF Yield Report Generator:** Designed a 4-page ReportLab PDF generation engine (``inference/report.py``) rendering executive yield tables, annotated substrate maps, 10-defect physics taxonomy, and background patent watermarks (``PATENT PENDING • REG US-2026-FABMETRICS-AI``).

IMPORTANCE OF THE PROJECT IN CONTEXT OF CURRENT SCENARIO

The FabMetrics AI project is highly relevant in today's global semiconductor supply chain scenario, where microchip independence, cleanroom efficiency, and yield maximization are critical strategic priorities.

Maximizing Cleanroom Yield & Profitability:

In commercial semiconductor fabs, even a 1% increase in yield translates to tens of millions of dollars in annual savings. Automated sub-16ms defect classification prevents defective wafers from consuming downstream etching and packaging resources.

Accelerating Root-Cause Equipment Diagnostics:

Specific wafer defect patterns correspond to exact cleanroom machinery faults (e.g., Scratches indicate robotic gripper friction; Edge-Rings indicate plasma etching non-uniformities; Donuts indicate CVD gas distribution failures). Instantly identifying defect patterns speeds up equipment calibration.

Industry 4.0 Smart Manufacturing Integration:

By providing REST APIs, secure user authentication, remote inspection databases, and automated PDF audit reports, FabMetrics AI seamlessly integrates into modern automated fab execution systems (MES).

Patent & Intellectual Property Compliance:

The platform enforces strict IP audit compliance (Patent Reg `US-2026-FABMETRICS-AI`), protecting proprietary semiconductor inspection methodology.

TIME SCHEDULE OF ACTIVITIES

Work that will be done by Mid Viva (Phase 1 & Phase 2 — Core Data & Model Execution - 70%):

- **Dataset Curation & Preprocessing:** Curate and balance 35,000 wafer map samples from the WM-811K benchmark dataset.
- **Data Augmentation & Equalization:** Implement SMOTE balancing, random rotations, and axial flips to handle heavy class imbalance across 10 failure modes.
- **Dual-Branch Model Architecture Design:** Construct the hybrid Dual-Branch neural network combining ResNet50-CBAM (spatial branch) and EfficientNet-B0 (texture branch).
- **Model Training & Loss Optimization:** Train the model over 50 epochs on Kaggle Free GPU infrastructure using Focal Loss ($\gamma=2.0$) and Stochastic Weight Averaging (SWA).
- **Offline Evaluation & Benchmarking:** Build confusion matrices, compute precision, recall, and Macro F1 (achieving 97.84%), and validate against IEEE literature (Wu et al., Kyeong et al., Sun et al.).

Work that will be done by End Viva (Phase 3 & Phase 4 — Dashboard, Security & Deployment - 30%):

- **FastAPI Backend Microservice Development:** Build asynchronous REST API routes (`/predict`, `/generate-report`, `/api/history`) supporting sub-16ms inference.
- **Computer Vision Bounding Box Engine:** Implement OpenCV contour isolation to localize defect die clusters and output exact bounding box coordinates.
- **Secure SQLite Database Integration:** Build `fabmetrics.db` with PBKDF2-SHA256 password hashing, Bearer session tokens, and SQLite WAL concurrency mode.
- **Interactive Glassmorphic Web Dashboard:** Develop `frontend/index.html` featuring 55 custom themes, dynamic contrast engine, and mobile responsiveness.
- **50-Sample Showroom Catalog:** Implement a paginated visual SVG wafer map catalog (10 per page) with interactive bounding box overlays.
- **4-Page Executive PDF Report Engine:** Build automated ReportLab PDF generator rendering executive yield summaries and running background patent watermarks (`REG US-2026-FABMETRICS-AI`).
- **Cleanroom AI Tutor Chatbot Integration:** Integrate embedded & floating cleanroom tutor chatbot widgets with domain guardrails.

REFERENCES

- M.-J. Wu, J.-S. R. Jang, and J.-H. Chen, "Wafer map defect pattern classification and retrieval using Radon transform and SVM," *IEEE Trans. Semicond. Manuf.*, vol. 28, no. 1, pp. 50–61, Feb. 2015.
- H. Kyeong and H. Kim, "Wafer map defect pattern recognition using 2D convolutional neural networks," *IEEE Trans. Ind. Inf.*, vol. 14, no. 1, pp. 120–128, Jan. 2018.
- M. Saqlain et al., "A voting ensemble classifier for wafer map defect pattern identification in semiconductor manufacturing," *IEEE Access*, vol. 8, pp. 102175–102185, 2020.
- W. Sun, X. Zhang, and Y. Liu, "MS-SANet: Multi-scale spatial attention network for semiconductor wafer defect pattern classification," *IEEE Trans. Instrum. Meas.*, vol. 72, pp. 1–12, 2023.
- C. Saxena et al., "FabMetrics AI: Automated Semiconductor Wafer Yield Inspection Engine using Dual-Branch Cross-Attention Networks," Patent Registration `US-2026-FABMETRICS-AI`, 2026.