# COD\_LAB2 数据通路与状态机

## 黄业琦 PB17000144

## March 25, 2019

# Contents

1	<b>实验目的</b> 1.1 排序	2 2 2
2	实验环境	3
3	逻辑设计         3.1 Sort 设计	3 3
4	仿真截图	4
5	性能评测截图	5
6	实验代码         6.1 Sort 实现代码	<b>6</b> 6 9
7	7.1 排序 FSM 设计	12 12 12
8	8.1 SortFSM 实现代码	13 13 17

# 1 实验目的

# 1.1 排序

s0 - s3 是 x0 - x3 的排序结果。




Figure 1: Sort & Div

## 1.2 除法运算

$$x \mathrel{/} y = q \mathrel{\cdots} r$$

### 2 实验环境

Linux 下编程调试和仿真,使用 IVerilog, GtkWave 系列工具。 Windows 下用于生成比特流文件,使用 Vivado 2018.2, Verilog HDL 所有下载均在 Nexsy4-DDR 实验板完成

#### 3 逻辑设计

#### 3.1 Sort 设计

采用六次比较以实现我们的排序工作。详细见附录代码。

#### 3.2 Fibonacci 设计和累计求和

采用移位算法实现我们的除法操作:

- 1、被除数为 x, 除数为 y, 商为 qout, 余数为 rout;
- 2、将被除数赋给寄存器变量 q, 变量 r 初始值为 0, t 为 q,r;
- 3、先将 t 左移一位;
- 4、比较 r 与除数的大小,如果 r> 除数则 r=r-除数并且 t 再左移一位并且 q[0]=1,反 之 r 不变 t 左移一位 q[0]=0。
- 5、继续上述过程,循环至无法移位了;
- 6、此时商 qout=q, 而余数 rout=r»1(即余数等于 r 向右移一位)。

# 4 仿真截图




Figure 2: SORT\_sim




Figure 3: DIV\_sim

## 5 性能评测截图




Figure 4: Sort\_Performance1




Figure 5: Sort\_Performance2




Figure 6: DIV\_Performance1




Figure 7: DIV\_Performance2

### 6 实验代码

5 //

#### 6.1 Sort 实现代码

DEFINE 和 ALU 同上一次的实验,不再重复给出。

Listing 1: CMP.v

```
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 22:14:52
7 // Design Name:
8 // Module Name: CMP
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
 22 module CMP(
    input [3:0] A,
23
    input [3:0] B,
24
    output reg C
25
    );
26
    reg [`OPECODE_BUS] SUB;
    wire [`OPERAND_BUS] CT;
    wire [`OPECODE_BUS] F;
30
    initial SUB = `EXE_SUB;
31
32
    ALU ALUER (SUB, A, B, CT, F);
    always 0*C = F[2];
36 endmodule
                       Listing 2: Sort.v
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
```

```
6 // Create Date: 2019/03/23 22:14:02
7 // Design Name:
8 // Module Name: Sort
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
 21
22
23 module Sort(
      input rst,
      input [3:0] sIN1,
      input [3:0] sIN2,
26
      input [3:0] sIN3,
27
      input [3:0] sIN4,
28
      output reg [3:0] sOUT1,
      output reg [3:0] sOUT2,
      output reg [3:0] sOUT3,
31
      output reg [3:0] sOUT4
32
      );
33
      wire T12, T13, T14, T23, T24, T34;
      reg [3:0] TMP;
37
      reg [3:0] tOUT1,tOUT2,tOUT3,tOUT4;
38
39
      always@*
40
      begin
41
              sOUT1=tOUT1;
              sOUT2=tOUT2;
43
              sOUT3=tOUT3;
44
              sOUT4=tOUT4;
45
      end
46
      always 0*
      begin
49
          if (rst)
50
          begin
51
                      tOUT1 = sIN1;
52
                      tOUT2 = sIN2;
                      tOUT3 = sIN3;
                      tOUT4 = sIN4;
55
```

end

56

```
else
57
         begin
         if (T12) begin TMP = tOUT1; tOUT1 = tOUT2; tOUT2 = TMP; end
         if (T13) begin TMP = tOUT1; tOUT1 = tOUT3; tOUT3 = TMP; end
60
         if (T14) begin TMP = tOUT1; tOUT1 = tOUT4; tOUT4 = TMP; end
61
         if (T23) begin TMP = tOUT2; tOUT2 = tOUT3; tOUT3 = TMP; end
62
         if (T24) begin TMP = tOUT2; tOUT2 = tOUT4; tOUT4 = TMP; end
63
         if (T34) begin TMP = tOUT3; tOUT3 = tOUT4; tOUT4 = TMP; end
         end
     end
66
67
         CMP c12(tOUT1,tOUT2,T12);
68
         CMP c13(tOUT1,tOUT3,T13);
69
         CMP c14(tOUT1,tOUT4,T14);
         CMP c23(tOUT2,tOUT3,T23);
71
         CMP c24(tOUT2,tOUT4,T24);
72
         CMP c34(tOUT3,tOUT4,T34);
 endmodule
                          Listing 3: Sort_tb.v
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 23:14:36
7 // Design Name:
8 // Module Name: Sort_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
 `include "DEFINE.v"
23
 module Sort_tb (
24
     );
25
26
27
          [`OPERAND_BUS] A;
     reg
     reg
          [`OPERAND_BUS] B;
29
          [`OPERAND_BUS] C;
     reg
30
          [`OPERAND_BUS] D;
     reg
31
```

```
wire [`OPERAND_BUS] E;
      wire [`OPERAND_BUS] F;
      wire [`OPERAND_BUS] G;
34
      wire [`OPERAND_BUS] H;
35
      reg rst;
36
37
      initial begin
38
      rst = 0;
      forever #10 rst = ~rst;
      end
41
42
     initial begin
43
      #50 A = 1; B = 2; C = 3; D = 4;
44
      #50 A = 5; B = 2; C = 3; D = 4;
      #50 A = 5; B = 2; C = 3; D = 3;
      #50 $stop;
47
     end
48
     Sort S(rst,A,B,C,D,E,F,G,H);
51 endmodule
```

#### 6.2 DIV 实现代码

Listing 4: DIV.v

```
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 23:56:50
7 // Design Name:
8 // Module Name: DIV
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
`include "DEFINE.v"
23 module DIV(
    input clk,
    input rst,
```

```
input [`OPERAND_BUS] A,
26
      input [`OPERAND_BUS] B,
27
      output [`OPERAND_BUS] C,
28
      output [`OPERAND_BUS] D
29
  );
30
31
      reg [`OPERAND_BUS]q;
32
      reg [`OPERAND_BUS]r;
      reg [`OPERAND_BUS]t;
35
      integer i;
36
37
      always@(posedge clk or negedge rst)
38
      begin
      if(!rst)
40
      begin
41
          q=0;
42
          r=0;
43
      end
      else
      begin
46
          q=A;
47
          t={4'b0000,B};
48
          r=8'b00000000;
49
          {r,q}={r,q}<<1;
50
          for(i=0;i<8;i=i+1)</pre>
52
          if(r>=t)
53
          begin
54
              r=r-t;
55
              {r,q}={r,q}<<1;
              q[0]=1;
57
          end
          else
59
          begin
60
61
              {r,q}={r,q}<<1;
62
              q[0]=0;
          end
64
      end
65
      end
66
      assign C=q;
      assign D=r>>1;
  endmodule
                             Listing 5: DIV_tb.v
  `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
```

```
6 // Create Date: 2019/03/24 13:01:00
7 // Design Name:
8 // Module Name: DIV_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20
   `timescale 1ns/1ns
21
22 module divider_module_tb
  reg [7:0] A
         [7:0] B
   reg
25
         [7:0] C ;
   wire
26
   wire
         [7:0]
                 D
27
   reg
          rst
28
           clk
29
   reg
   initial
31
   begin
32
    rst <=0;
33
     #10 rst <=1;
34
   end
35
   initial clk<=0;</pre>
37
   always #5 clk<=~clk;</pre>
38
39
   initial
   begin
40
     A \le 8' d127;
41
     B \le 4'd2;
42
     #100
43
     A=8'd34;
44
     B=5;
45
     #100;
46
   end
   DIV DUT ( clk,rst,A,B,C,D);
49
50
51 endmodule
```

### 7 FSM 实现

#### 7.1 排序 FSM 设计

我们设计存在三个状态:

- 1. 初始状态,加载数据
- 2. 一趟排序流程(冒泡一趟)
- 3. 终




Figure 8: Sort & Div

#### 7.2 除法 FSM 设计

我们设计存在三个状态:

- 1. 初始状态,加载数据
- 2. 一趟移位除法操作,同之前算法描述处介绍
- 3. 终

之前的 i 循环变量视为状态编号就可以将之前的代码视作两段式状态机的程序。

### 8 三段式状态机代码

仿真图像和之前一致,不再重复给出。这里在 DivFSM 中加入了 err 判定以及我们的 Done 判定。(之前写漏了)

#### 8.1 SortFSM 实现代码

Listing 6: Sort.v

```
1 `timescale 1ns / 1ps
3 module Sort(
       input rst,
       input clk,
       input [3:0] sIN1,
       input [3:0] sIN2,
       input [3:0] sIN3,
       input [3:0] sIN4,
       output [7:0] an,
       output [7:0] seg
11
       );
12
       wire T12, T13, T14, T23, T24, T34;
14
       reg [3:0] TMP;
       reg [3:0] tOUT1,tOUT2,tOUT3,tOUT4;
       reg [3:0] nOUT1, nOUT2, nOUT3, nOUT4;
17
       reg [3:0] sOUT1, sOUT2, sOUT3, sOUT4;
18
       reg jud;
19
20
       always @(posedge clk or negedge rst)
21
       begin
           if (rst)
23
           begin
24
                nOUT1 = sIN1;
25
                nOUT2 = sIN2;
26
                nOUT3 = sIN3;
                nOUT4 = sIN4;
           end
29
           else
30
           begin
31
                jud = 0;
32
                nOUT1 = tOUT1;
33
                nOUT2 = tOUT2;
                nOUT3 = tOUT3;
35
                nOUT4 = tOUT4;
36
           end
37
       end
38
       CMP c12(nOUT1, nOUT2, T12);
       CMP c23(nOUT2,nOUT3,T23);
41
```

```
CMP c34(nOUT3, nOUT4, T34);
42
       always @*
44
       begin
45
           if (jud)
46
           begin
47
           if (T12) begin TMP = nOUT1; nOUT1 = nOUT2; nOUT2 = TMP; jud=1; end
48
           if (T23) begin TMP = nOUT2; nOUT2 = nOUT3; nOUT3 = TMP; jud=1; end
           if (T34) begin TMP = nOUT3; nOUT3 = nOUT4; nOUT4 = TMP; jud=1; end
           end
51
       end
52
53
       always @(posedge clk or negedge rst)
54
       begin
           tOUT1 = nOUT1;
56
           tOUT2 = nOUT2;
57
           tOUT3 = nOUT3;
58
           tOUT4 = nOUT4;
59
           if (!jud)
60
           begin
61
                sOUT1 = tOUT1;
                sOUT2 = tOUT2;
63
                sOUT3 = tOUT3;
64
                sOUT4 = tOUT4;
65
                SegOUT (clk,sOUT1,sOUT2,sOUT3,sOUT4,an,seg);
66
           end
67
       end
68
69 endodule
                                Listing 7: Seg_out.v
  `timescale 1ns / 1ps
2
3 module Seg(
       input [3:0] a,
4
       output reg [0:6] seg);
      always@*
      begin
7
       case (a)
           4'd0:begin
                         seg[0]=0; seg[1]=0; seg[2]=0; seg[3]=0;
9
                         seg[4]=0; seg[5]=0; seg[6]=1; end
10
           4'd1:begin
                         seg[0]=1; seg[1]=0; seg[2]=0; seg[3]=1;
11
                         seg[4]=1; seg[5]=1; seg[6]=1; end
12
           4'd2:begin
                         seg[0]=0; seg[1]=0; seg[2]=1; seg[3]=0;
                         seg[4]=0; seg[5]=1; seg[6]=0; end
14
           4'd3:begin
                         seg[0]=0; seg[1]=0; seg[2]=0; seg[3]=0;
15
                         seg[4]=1;seg[5]=1;seg[6]=0; end
16
           4'd4:begin
                         seg[0]=1; seg[1]=0; seg[2]=0; seg[3]=1;
17
                         seg[4]=1;seg[5]=0;seg[6]=0; end
           4'd5:begin
                         seg[0]=0; seg[1]=1; seg[2]=0; seg[3]=0;
19
                         seg[4]=1;seg[5]=0;seg[6]=0; end
20
           4'd6:begin
                         seg[0]=0; seg[1]=1; seg[2]=0; seg[3]=0;
21
```

```
seg[4]=0; seg[5]=0; seg[6]=0; end
                         seg[0]=0; seg[1]=0; seg[2]=0; seg[3]=1;
           4'd7:begin
23
                         seg[4]=1; seg[5]=1; seg[6]=1; end
24
           4'd8:begin
                         seg[0]=0; seg[1]=0; seg[2]=0; seg[3]=0;
25
                         seg[4]=0;seg[5]=0;seg[6]=0; end
26
           4'd9:begin
                         seg[0]=0; seg[1]=0; seg[2]=0; seg[3]=0;
27
                         seg[4]=1; seg[5]=0; seg[6]=0; end
28
           4'd10:begin seg[0]=0;seg[1]=0;seg[2]=0;seg[3]=1;
                         seg[4]=0; seg[5]=0; seg[6]=0; end//A
30
           4'd11:begin seg[0]=1; seg[1]=1; seg[2]=0; seg[3]=0;
31
                         seg[4]=0; seg[5]=0; seg[6]=0; end//b
32
           4'd12:begin seg[0]=0; seg[1]=1; seg[2]=1; seg[3]=0;
33
                         seg[4]=0; seg[5]=0; seg[6]=1; end//C
34
           4'd13:begin seg[0]=1;seg[1]=0;seg[2]=0;seg[3]=0;
                         seg[4]=0; seg[5]=1; seg[6]=0; end//d
36
           4'd14:begin seg[0]=0;seg[1]=1;seg[2]=1;seg[3]=0;
37
                         seg[4]=0; seg[5]=0; seg[6]=0; end//E
38
           4'd15:begin seg[0]=0; seg[1]=1; seg[2]=1; seg[3]=1;
39
                         seg[4]=0; seg[5]=0; seg[6]=0; end//F
40
           default:seg=7'b0000000;
       endcase
42
       end
43
  endmodule
44
45
  module counter #(parameter cnt=9)
47
       input clk,
48
       input enable,
49
       input reset,
50
       output carry,
51
       output reg [3:0] Q
       );
       assign carry=(Q==cnt)?1:0;
       initial
55
       begin
56
       Q <= 0;
57
       end
       always@(posedge clk,posedge reset)
       begin
60
           if(reset)
61
           Q <= 0;
62
           else if(enable)
63
           if (Q>=cnt)
                Q <= 0;
65
           else
66
                Q=Q+1;
67
       end
68
  endmodule
71
72 module segOutput(
```

```
73
        input clk5MHZ,
        input [3:0] Q0,
74
        input [3:0] Q1,
75
        input [3:0] Q2,
76
        input [3:0] Q3,
77
        output reg [7:0] an,
78
        output reg [7:0] seg,
79
        output dp
        );
        wire [3:0] num;
82
        wire [7:0] seg0, seg1, seg2, seg3;
83
        reg clk;
84
        reg [12:0] count;
85
        Seg b0(Q0,seg0);
87
        Seg b1(Q1,seg1);
88
        Seg b2(Q2,seg2);
89
        Seg b3(Q3,seg3);
90
        initial
91
        begin
92
        an <= 8 ' b11111111;
93
        clk <= 0;
94
        count <=0;
95
        end
96
        always@(posedge clk5MHZ)
97
             if (count>=13'd4999)
             begin
99
                  clk <=~clk;
100
                  count = 13 ' b0;
101
102
             end
             else
             count = count +1;
104
        counter#(3) c(clk,1,,,num);
105
        always@(num)
106
        case(num)
107
             0:begin
108
             an <=8 'b00000001;
             seg<=seg0;</pre>
110
             end
111
             1:begin
112
             an<=8'b00000010;
113
             seg<=seg1;</pre>
114
             end
             2:begin
116
             an <=8 'b00000100;
117
             seg<=seg1;</pre>
118
             end
119
             3:begin
120
             an<=8'b00001000;
121
             seg<=seg1;</pre>
122
             end
123
```

```
endcase
125 endmodule
126
  module SegOUT (
127
       input CLK100MHZ,
128
       input [3:0] A,
129
       input [3:0] B,
130
       input [3:0] C,
131
       input [3:0] D,
132
       output [7:0] an,
133
       output [7:0] seg)
134
  begin
135
       wire clk0,locked,reset,clk_out1,JW1,JW2;
136
       integer clk1;
137
       wire [0:6] seg1,seg2,seg3,seg4;
138
       clk_wiz0 C1(.clk_in1(CLK100MHZ),.reset(reset),
139
                     .clk_out1(clk_out1),.locked(locked));
140
       clock C2(clk_out1,locked,clk0);
141
       numclock C3(clk_out1,locked,clk1);
142
       Seg s1(A[3:0], seg1[0:6]);
143
       Seg s2(B[3:0], seg2[0:6]);
144
       Seg s2(C[3:0], seg3[0:6]);
145
       Seg s2(D[3:0], seg4[0:6]);
146
       segOutput so(clk5MHZ, seg1, seg2, seg3, seg4, an, seg);
147
148 end
```