# COD\_LAB1 运算器的实现

#### 黄业琦 PB17000144

March 22, 2019

# 1 实验目的

#### 1.1 实现运算器

Verilog 实现算术逻辑单元 ALU

s: 功能选择。加、减、与、或、非、异或等运算

a, b: 两操作数。对于减运算, a 是被减数; 对于非运算, 操作数是 a

y: 运算结果。和、差……

f: 标志。进位/借位、溢出、零标志




Figure 1: ALU

### 1.2 Fibonacci 数列

求给定两个初始数的斐波拉契数列(结果从同一端口分时输出)。

### 1.3 求多个数的累加和

求多个数的累加和(来自同一端口分时输入)。

### 2 实验环境

Linux 下编程调试和仿真,使用 IVerilog, GtkWave 系列工具。 Windows 下用于生成比特流文件,使用 Vivado 2018.2, Verilog HDL 所有下载均在 Nexsy4-DDR 实验板完成

### 3 逻辑设计

#### 3.1 ALU 设计

目前 ALU 只实现了 6 个功能: 4 个逻辑运算和 2 个算术运算。 对于逻辑运算,不可能产生进位、溢出等问题。 算术运算考虑方法为: 溢出位为直接加考虑,进位/借位考虑需要用异或实现,详细见 附录代码。

#### 3.2 Fibonacci 设计和累计求和

我们需要额外多加 register 用于保存中间结果(老师毙掉了我想使用 *inout* 接口 + 外设输入的想法,但最后一周我还是会这么玩的)

### 4 仿真截图




Figure 2: ALU sim



Figure 3: Fibonacci\_sim



Figure 4: Adder\_sim

# 5 性能评测截图



Figure 5: ALU\_Perfoemance1




Figure 6: Adder\_sim



Figure 7: Fibo\_Perfoemance1




Figure 8: Fibo\_Perfoemance2



Figure 9: Adder\_Perfoemance1



Figure 10: Adder\_Perfoemance2

# 6 实验代码

#### 6.1 ALU 实现代码

Listing 1: DEFINE.v

```
4 'define EXE_XOR 3'b100 //XOR
6 'define EXE_ADD 3'b101 //ADD
7 `define EXE_SUB 3'b110 //SUB
  `define EXE_NOP 3'b000 //EMPTY
12 `define OPERAND_BUS 5:0
Listing 2: ALU.v
 `timescale 1ns / 1ps
  `include "DEFINE.v"
5 module ALU (
      input
             clk,
      input
             rst,
             [`OPECODE_BUS] OP,
      input
      input
             [`OPERAND_BUS] A,
      input [`OPERAND_BUS] B,
10
      output reg [`OPERAND_BUS] C,
11
      output reg [`OPECODE_BUS] F
      );
      always @(posedge clk or posedge rst) begin
15
          if (rst) begin
16
              C = 0;
17
              F = 0;
          end
          else
20
          begin
21
              case (OP)
22
                  F = 0;
23
                   `EXE_ORI: begin C = A | B; end
                  `EXE_AND: begin C = A & B; end
25
                  `EXE_NOT: begin C = ~ A ; end
26
                   `EXE_XOR: begin C = A ^ B; end
27
                   `EXE_ADD: begin \{F[2],C\} = A + B; end
28
                   `EXE_SUB: begin \{F[2],C\} = A - B; end
29
              endcase
31
              F[0] = (C == 0);
32
              if (OP==`EXE_ADD || OP==`EXE_SUB)
33
              F[1] = A[`OPERAND_LIM] ^ B[`OPERAND_LIM] ^ C[`OPERAND_LIM] ^ F[2];
34
              else
35
              F[1] = 0;
          end
37
      end
39 endmodule
```

#### Listing 3: ALU\_tb.v

```
`timescale 1ns / 1ps
       `include "DEFINE.v"
      module ALU_tb (
           );
          reg CLOCK_50;
          reg rst;
9
10
                 [`OPECODE_BUS] OP;
           reg
11
                 [`OPERAND_BUS] A;
           reg
                [ OPERAND_BUS] B;
           reg
           wire [`OPERAND_BUS] C;
                 [`OPECODE_BUS] F;
           wire
15
16
          initial begin
17
           CLOCK_50 = 1'b0;
18
           forever #10 CLOCK_50 = ~CLOCK_50;
          end
20
21
          initial begin
22
           rst = 0;
23
           #100 \text{ rst} = 1;
           #10 rst = 0;
           #20 OP = `EXE_ORI; A = 6'b01000; B = 6'b00111;
           #20 OP = `EXE_AND; A = 6'b01000; B = 6'b00111;
27
           #20 OP = `EXE_ADD; A = 6'b01000; B = 6'b1111111;
28
           #20 OP = `EXE ADD; A = 6'b0000000; B = 6'b0000000;
29
           #20 OP = `EXE_SUB; A = 6'b01000; B = 6'b110111;
           #20 $stop;
          end
32
33
          ALU aluer(
34
           .clk(CLOCK_50),
35
           .rst(rst),
36
           .OP(OP),
37
           .A(A),
38
           .B(B),
39
           .C(C),
40
           .F(F)
          );
42
       endmodule
```

#### 6.2 Fibonacci 实现代码

```
Listing 4: DEFINE.v
1 'define EXE_ORI 3'b001 //OR
2 'define EXE_AND 3'b010 //AND
3 'define EXE_NOT 3'b011 //NOT
4 `define EXE_XOR 3'b100 //XOR
6 'define EXE_ADD 3'b101 //ADD
7 `define EXE_SUB 3'b110 //SUB
9 'define EXE_NOP 3'b000 //EMPTY
10
Listing 5: ALU.v
1 `timescale 1ns / 1ps
3 include "DEFINE.v"
5 module ALU (
     input [`OPECODE_BUS] OP,
      input [`OPERAND_BUS] A,
      input [`OPERAND_BUS] B,
      output reg [`OPERAND_BUS] C
      );
11
      always @* begin
12
             case (OP)
13
                 `EXE_ORI: begin C <= A | B;
14
                 `EXE_AND: begin C <= A & B;
                                             end
15
                 `EXE_NOT: begin C <= ~ A ;
                                             end
                 `EXE_XOR: begin C <= A ^ B; end
17
                 `EXE_ADD: begin C <= A + B; end
18
                 `EXE_SUB: begin C <= A - B; end
19
             endcase
      end
22 endmodule
                           Listing 6: Fibonacci.v
1 `timescale 1ns / 1ps
3 module Fibonacci (
     input clk,
     input rst,
     input [`OPERAND_BUS] A,
     input [`OPERAND_BUS] B,
     output reg [`OPERAND_BUS] C
```

```
);
       reg [`OPERAND_BUS] TMP1,TMP2;
10
       reg [`OPECODE_BUS] ADD;
11
       reg [`OPERAND_BUS] AT;
12
       reg [`OPERAND_BUS] BT;
13
       wire [`OPERAND_BUS] CT;
14
15
       always 0* AT <= TMP1;</pre>
17
       always @* BT <= TMP2;</pre>
18
       initial ADD = `EXE_ADD;
19
20
       ALU ALUER (ADD, AT, BT, CT);
       always @(posedge clk or posedge rst) begin
          if (rst) begin
23
                   TMP1 <= A;
24
                    TMP2 \leftarrow B;
25
                end
26
                else
                begin
                   TMP1 <= TMP2;</pre>
29
                    TMP2 <= CT;
30
                end
31
       end
       always @*
       C <= CT;
36 endmodule
                                 Listing 7: Fibo_tb.v
       `timescale 1ns / 1ps
  `include "DEFINE.v"
5 module Fibo_tb (
       );
     reg CLOCK_50;
     reg rst;
9
10
             [`OPECODE_BUS] OP;
       reg
             [`OPERAND_BUS] A;
       reg
             [`OPERAND_BUS] B;
       reg
       wire [`OPERAND_BUS] C;
14
15
      initial begin
       CLOCK_50 = 1'b0;
17
       forever #10 CLOCK_50 = ~CLOCK_50;
      end
19
20
      initial begin
21
```

```
A = 6'b01;
          B = 6'b10;
23
       rst = 0;
24
       #100 \text{ rst} = 1;
25
       #10 rst = 0;
26
27
       #500 $stop;
28
      end
      Fibonacci F(
31
      .clk(CLOCK_50),
32
       .rst(rst),
33
       .A(A),
       .B(B),
       .C(C)
      );
37
38 endmodule
```

#### 6.3 累加器实现代码

```
Listing 8: DEFINE.v
1 'define EXE_ORI 3'b001 //OR
2 'define EXE_AND 3'b010 //AND
3 'define EXE_NOT 3'b011 //NOT
4 `define EXE_XOR 3'b100 //XOR
6 'define EXE_ADD 3'b101 //ADD
7 `define EXE_SUB 3'b110 //SUB
9 'define EXE_NOP 3'b000 //EMPTY
10
12 `define OPERAND_BUS 5:0
13 `define OPECODE_BUS 2:0
                            Listing 9: ALU.v
1 `timescale 1ns / 1ps
  `include "DEFINE.v"
5 module ALU (
     input [`OPECODE_BUS] OP,
     input [`OPERAND_BUS] A,
     input [`OPERAND_BUS] B,
     output reg [`OPERAND_BUS] C
     );
11
     always @* begin
12
             case (OP)
13
                 `EXE_ORI: begin C <= A | B;
14
                 `EXE_AND: begin C <= A & B;
                                            end
15
                 `EXE_NOT: begin C <= ~ A ;
                                            end
                 `EXE_XOR: begin C <= A ^ B;
17
                 `EXE_ADD: begin C <= A + B; end
18
                 `EXE_SUB: begin C <= A - B; end
19
             endcase
      end
21
22 endmodule
                           Listing 10: Adder.v
1 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
_{6} // Create Date: 2019/03/23 21:47:04
7 // Design Name:
8 // Module Name: Adder
```

```
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
 22
23 module Adder (
     input clk,
24
     input rst,
25
     input [5:0] A,
26
     output reg [5:0] B
     );
28
29
     reg [`OPERAND_BUS] TMP;
30
     reg [`OPECODE_BUS] ADD;
31
     reg [`OPERAND_BUS] T;
32
     wire [`OPERAND_BUS] CT;
     always @* T <= TMP;</pre>
35
     initial ADD = `EXE_ADD;
36
37
     ALU ALUER (ADD, A, TMP, CT);
38
     always @(posedge clk or posedge rst) begin
        if (rst) begin
               TMP = 0;
41
             end
42
             else
43
             begin
44
               TMP = CT;
             end
46
     end
47
48
     always @*
49
     B <= CT;
51 endmodule
                         Listing 11: Adder_tb.v
 `timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 21:53:28
```

```
7 // Design Name:
8 // Module Name: Adder_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
`include "DEFINE.v"
22
23
24 module Adder_tb (
      );
     reg CLOCK_50;
27
     reg rst;
28
29
           [`OPECODE_BUS] OP;
      reg
           [`OPERAND_BUS] A;
      reg
      wire
           [`OPERAND_BUS] B;
33
     initial begin
34
      CLOCK_50 = 1'b0;
35
      forever #10 CLOCK_50 = ~CLOCK_50;
36
     end
37
38
     initial begin
      A = 6'b01;
40
41
      rst = 0;
      #100 \text{ rst} = 1;
      #10
          rst = 0;
      #20
          A = 6'b01;
45
      #20
          A = 6'b11;
46
      #20
           A = 6'b10;
47
      #20
          A = 6'b01;
48
      #20
          A = 6'b11;
          A = 6'b10;
      #20
50
      #20
          A = 6'b11;
51
      #20
           A = 6'b10;
52
      #100 $stop;
53
     end
     Adder Add(
56
      .clk(CLOCK_50),
57
```

```
58 .rst(rst),
59 .A(A),
60 .B(B)
61 );
62 endmodule
```

# 7 实验总结

本次试验总体算比较顺利的,中途有一处问题,再 Fibonacci 数列试验中,直接用了前一个实验的 ALU 部件,倒置 clk 和 rst 没有删去,倒置在加法时多跑了一个时间周期,出现了问题,以后需要注意。最终是重写了简单版的 ALU 模块替换解决了问题。