COD_LAB5 多周期 MIPS-CPU

黄业琦 PB17000144

May 7, 2019

Contents

1	实验目的	2
2	实验环境	3
3	逻辑设计	3
4	仿真截图	9
5	性能评测截图	10
6	实验代码 6.1 烧写板版本代码 6.2 模拟版本代码	10 10 31
7	总结	41
8	意见和建议	41

1 实验目的

设计实现多周期 MIPS-CPU, 可执行如下指令:

- add, sub, and, or, xor, nor, slt
- addi, andi, ori, xori, slti
- lw, sw
- beq, bne, j

数据通路和控制单元 (状态图) 参见后页, 其中寄存器堆中 R0 内容恒定为 0, 存储器容量为 256x32 位。




Figure 1: Route1

DDU: Debug and Display Unit,调试和显示单元 下载测试时,用于控制 CPU 运行方式和显示运行结果 数据通路中寄存器堆和存储器均需要增加 1 个读端口,供 DDU 读取并显示其中内容




Figure 2: DDU

控制 CPU 运行方式:

- cont = 1: run = 1, 控制 CPU 连续执行指令
- cont = 0: 每按动 step 一次,run 输出维持一个时钟周期的脉冲,控制 CPU 执行 一条指令

查看 CPU 运行状态:

- mem: 1, 查看 MEM; 0, 查看 RF
- inc/dec: 增加或减小待查看 RF/MEM 的地址 addr
- reg data/mem data: 从 RF/MEM 读取的数据
- 8 位数码管显示 RF/MEM 的一个 32 位数据
- 16 位 LED 指示 RF/MEM 的地址和 PC 的值

2 实验环境

Linux 下编程调试和仿真,使用 IVerilog, GtkWave 系列工具。

Windows 下用于生成比特流文件,使用 Vivado 2018.2, Verilog HDL

所有下载均在 Nexsy4-DDR 实验板完成。

优秀的代码风格和规范的代码格式也很重要,本次实验借助 Vscode 的 verilog-format 插件进行整理代码的工作。

3 逻辑设计

代码逻辑结构参照我们的 Figure1:Route1, 但是我们需要做一点修改以方便编程实现。 我们为了简化 beq 和 bne, 我们需要额外增加一个加法器, 专门实现 imm 和 pc 的相加。




Figure 3: New Route

关于逻辑结构,我们使用有限状态机进行描述。我们讲义给定的参考状态图是 Figure: fsm, 但是我们图中并没有我们关于 I-type 的算数运算的状态,为了弥补这一问题,我们对于一个状态进行了调整: fsm_new。




Figure 4: FSM




Figure 5: FSM new

这样我们就可以处理关于立即数计算的指令。 同时为了适应简化后的设计线路图,我们还做了以下改动:

- 1. 我们将 aluop 设作虚设,不做使用。
- 2. alusrcb 只有一位就足以区分,关于 pc 的处理单独设立的新的加法器。
- 3. alusrca 的值进行了小调整。
- 4. 关于 bne 和 beq 的设计。再 alu 中新添加了 Compare equal 的功能,这一设计个人认为十分巧妙在 pc_reg 中有具体介绍这么做的原因。

状态机的详细设计再 define 文件中有相应的描述。 状态设计如下, 注释已经详细介绍了各个状态的具体功能。

Listing 1: State design

```
'define IF STATE
                     4'b0000 // * if state
                     4'b0001 // * id state
'define ID STATE
'define EXE1_STATE
                     4'b0010 // * exe for lw or sw
                     4'b0011 // * exe for add/sub...(R&I type together)
'define EXE2_STATE
                    4'b0100 // * exe for branch (beq \mathcal{E} bne)
4'b0101 // * exe for j inst
'define EXE3 STATE
'define EXE4 STATE
                     4'b0110'//*mem for lw-memread
'define MEM1 STATE
                     4'b0111 // * mem for sw - memwrite
'define MEM2 STATE
                     4'b1000 // * write back for memory inst
'define WB1 STATE
                     4'b1001 // * write back for add/sub...
'define WB2 STATE
```

关于代码,采用模块化的设计,各模块及其功能如下(顺序为字典序):

- IP 核 clk_wiz: 避免时钟周期过短。
- IP 核 dist_mem: 实现内存。
- alu: 实现运算器, 纯组合逻辑。
- alu_ctrl: 将指令的 opcode 和 funt 部分转化为可以 alu 的具体功能。
- bcd27: 数码管显示用,纯逻辑。
- control: 控制器,根据 6 位 op 实现各个控制信号的输出,同时控制有限状态机。
- cpu: cpu, 组合各个 cpu 组件。
- ddu: 顶层,控制 cpu 运行以及 led、数码管的显示。
- define: 定义常量。
- extend: 16 位转换为 32 位。
- ins_split: ir 控制读写,并且拆解指令。
- mdr: 将 mem 中读取的数暂存, 用于 lw 指令。
- mem: 内存控制,用于包装 IP 核。
- mux2: 二选一选择器。
- opj_extend: 针对 j 指令的扩展命令。
- pc_reg: 控制 PC。
- regfile: 寄存器组。
- segout: 数码管显示。

用于测试的汇编代码为:

```
# 本文档存储器以字节编址
  j _start
3
4 . data
  . word 0,8,1,6,0xffffffff8,1,3,5,0
6 #编译成机器码时便器器会在前面多加个0, 所以后面lw指令地址会多加4
  \_start:
  addi $t0,$0,3
                      \#t0=3
  addi $t1,$0,5
                      \#t1=5
  addi $t2,$0,1
                      \#t2=1
11
12
  \operatorname{add}
      $s0,$t1,$t0
14 #s0=t1+t0=8 测试add指令 正确继续执行
       $s1,12($0)
16 bne
       $s1,$s0,_fail
  #不正确跳到fail
18
  and $s0,$t1,$t0
20 #s0=t1&t0=1 测试and指令 正确继续执行
       $s1,16($0)
  bne
      $s1,$s0,_fail
22
       $s0,$t1,$t0
  xor
  #s0=t1^t0=6 测试xor指令 正确继续执行
  lw
       $s1,20($0)
26
  bne
       $s1,$s0,_fail
27
28
       $s0,$t1,$t0
  nor
  \#s0=t1 nor t0=0 \times fffffff8
30
  1w
       $s1,24($0)
      $s1,$s0,_fail
  bne
33
       $s0,$t0,$t1 #s0=1
  slt
34
  lw
       $s1,28($0)
35
  bne
       $s1,$s0,_fail
  andi $s0,$t0,7 #s0=3
  lw
       $s1,32($0)
39
  bne
      $s1,$s0,_fail
41
       \$s0,\$t1,4 \#s0=5
  ori
42
       $s1,36($0)
  lw
43
       $s1,$s0,_fail
  bne
45
       $t1,40($0)
  sw
46
  lw
       $s1,40($0)
  beq $t1,$s1,_sucess
48
49
  _fail:
       $0,8($0)
52 #失败通过看存储器地址0x08里值,若为0则测试不通过,最初地址0x08里值为0
53
  j
  \_sucess:
      $t2,8($0)
  \mathbf{s}\mathbf{w}
```

```
57 #全部测试通过,存储器地址0x08里值为1
58 j __sucess
59 60 #判断测试通过的条件是最后存储器地址0x08里值为1,说明全部通过测试
```

也就是说,加入程序正确,那么程序将在 success 处进入死循环。 我们利用 ip 核的 dist_mem 直接将汇编好的文件转为 coe 文件,直接导入。节约工作量。

4 仿真截图




Figure 6: simulation1




Figure 7: simulation2




Figure 8: simulation3

拼接起来看图,最终确实进入了那个关于 success 的死循环之中。

5 性能评测截图




Figure 9: performance1




Figure 10: performance2

6 实验代码

6.1 烧写板版本代码

```
`include "define.v"
   `timescale 1ns / 1ps
  module alu (input wire ['EXE_BUS] aluop,
             input wire [`REG_BUS] numa,
             input wire [`REG_BUS] numb,
6
             output reg [`REG_BUS] num_out,
             output reg iszero);
8
  always @* begin
10
      case (aluop)
11
          `EXE_ADD :num_out = numa + numb;
12
          `EXE_SUB :num_out = numa - numb;
13
          `EXE_CMP :num_out = numa == numb ? 1 :0;
14
          `EXE_SLT :num_out = numa < numb ? 1 :0;
15
          `EXE_NOR :num_out = ~ numa;
          `EXE_OR : num_out = numa | numb;
          `EXE_AND :num_out = numa & numb;
18
          `EXE_XOR :num_out = numa ^ numb;
19
          `EXE_NOP :num_out = numa;
20
      endcase
22
  end
23
  always @* begin
^{24}
      iszero = (num_out == 0 ? 1 :0);
  end
26
  endmodule
```

Listing 3: alu.v

```
`include "define.v"
   `timescale 1ns / 1ps
  module alu_ctrl (input wire[`OP_BUS] opcode,
                  input wire [`FUNT_BUS] funt,
                  output reg [`EXE_BUS] alu_op);
6
  always @* begin
      case (opcode)
9
          `OP_R_TYPE :begin
10
             case (funt)
                           // * R - type translate
11
                 `FUNC_ADD :alu_op = `EXE_ADD;
12
                 `FUNC_SUB :alu_op = `EXE_SUB;
13
                 `FUNC_AND :alu_op = `EXE_AND;
14
                 `FUNC_OR : alu_op = `EXE_OR;
15
                 `FUNC_XOR :alu_op = `EXE_XOR;
16
                 `FUNC_NOR :alu_op = `EXE_NOR;
17
                 `FUNC_SLT :alu_op = `EXE_SLT;
18
             endcase
19
         end
20
          `OP_ADDI :alu_op = `EXE_ADD;
```

```
`OP_ANDI :alu_op = `EXE_AND;
22
          `OP_ORI : alu_op = `EXE_OR;
          `OP_XORI :alu_op = `EXE_XOR;
24
          `OP_LW : alu_op = `EXE_ADD;
25
          `OP_SW : alu_op = `EXE_ADD;
26
          `OP_BEQ : alu_op = `EXE_CMP;
27
          `OP_BNE : alu_op = `EXE_CMP;
28
          `OP_SLTI :alu_op = `EXE_SLT;
          `OP_J
                  : alu_op = `EXE_NOP;
      endcase
31
  end
32
33
  endmodule
```

Listing 4: alu_ctrl.v

```
`timescale 1ns / 1ps
  module BCD27(input [3:0]m,
              output [6:0] out);
  reg[6:0]seg;
5
  assign out = seg;
6
  always@(m)
      case(m)
8
               ----1234567
         //---
9
         4'b0000:seg = 7'b1000000; // 0
10
         4'b0001:seg = 7'b1111001; // 1
11
         4'b0010:seg = 7'b0100100; // 2
12
         4'b0011:seg = 7'b0110000; // 3
         4'b0100:seg = 7'b0011001; // 4
         4'b0101:seg = 7'b0010010; // 5
15
         4'b0110:seg = 7'b0000010; // 6
16
         4'b0111:seg = 7'b1111000; // 7
17
         4'b1000:seg = 7'b0000000; // 8
18
         4'b1001:seg = 7'b0010000; // 9
19
         4'b1010:seg = 7'b0001000; // A
20
         4'b1011:seg = 7'b0000011; // b
21
         4'b1100:seg = 7'b1000110; // c
22
         4'b1101:seg = 7'b0100001; // d
23
         4'b1110:seg = 7'b0000110; // E
24
         4'b1111:seg = 7'b0001110; // F
25
         default:seg = 7'b1111111;
26
      endcase
27
      end
28
  endmodule
```

Listing 5: bcd27.v

```
include "define.v"
timescale 1ns / 1ps

//* Controler
```

```
5 //* input with op
  //* output control information
8 module control (input wire clk,
                 input wire rst,
9
                 input wire ['OP_BUS] op, // * input the opcode part
10
                 output reg pc_write_cond, // * control pc
11
                                         // * control pc
                 output reg pc_write,
12
                 output reg ins_or_data, // * control mem
13
                                          // * control mem
                 output reg mem_read,
14
                                          // * control mem
                 output reg mem_write,
15
                                          // * control ir
                 output reg ir_write,
16
                 output reg [1:0] pc_source, // * control pc source
17
                 output reg [1:0] alu_op, // * control alu
                 output reg alu_srca,
                                          // * control numa
19
                 output reg alu_srcb,
                                          // * control numb
20
                                          // * control regfile writable
                 output reg reg_write,
21
                 output reg regdst,
                                          // * control where to write data
22
                 output reg mem_to_reg); // * control the data source
23
24
      reg [`STATE_BUS] state,next_state;
^{25}
26
      initial begin
27
                      = `IF_STATE;
          state
28
          pc_write_cond = 0;
         pc_write
                      = 0;
          ins_or_data = 0;
31
         mem read
                      = 0:
32
          mem write
                      = 0;
33
          ir_write
34
                      = 0;
          pc_source
                      = 0;
          alu_op
                      = 0;
          alu_srca
                      = 0;
37
          alu_srcb
                      = 0;
38
          reg_write
                      = 0;
39
          regdst
                      = 0;
40
      end
42
      always @(posedge clk or posedge rst) begin
43
          if (rst) begin
44
             state <= `IF_STATE;</pre>
45
             end else begin
46
             state <= next_state;</pre>
47
          end
48
      end
49
50
      always @* begin
51
          case (state)
              `IF_STATE :next_state = `ID_STATE;
              `ID_STATE :begin
54
                 case (op)
55
```

```
`OP_LW : next_state = `EXE1_STATE;
56
                      `OP_SW : next_state = `EXE1_STATE;
                      `OP_BEQ :next_state = `EXE3_STATE;
58
                      `OP_BNE :next_state = `EXE3_STATE;
59
                      `OP_J : next_state = `EXE4_STATE;
60
                      default :next_state = `EXE2_STATE;
61
                  endcase
62
              end
              `EXE1_STATE :begin
                  if (op == `OP_LW)
65
                     next_state = `MEM1_STATE;
66
                  else
67
                     next_state = `MEM2_STATE;
68
              end
              `EXE2_STATE :next_state = `WB2_STATE;
70
              `EXE3_STATE :next_state = `IF_STATE;
71
              `EXE4_STATE :next_state = `IF_STATE;
72
              `MEM1_STATE :next_state = `WB1_STATE;
73
              `MEM2_STATE :next_state = `IF_STATE;
74
              `WB1_STATE :next_state = `IF_STATE;
              `WB2_STATE :next_state = `IF_STATE;
76
          endcase
77
       end
78
79
       always @* begin
          // * if state == > initial state
          if (state == `IF_STATE) begin
82
              pc_write_cond = 0;
83
                                     // * pc writable
              pc_write
                           = 1;
84
              ins_or_data = 0;
85
                                     // * read mem for instructions
              mem_read
                           = 1;
                           = 0;
              mem_write
87
              ir_write
                                     // * ir writable
                           = 1;
              pc_source
                           = 2'b00;
89
              alu_op
                           = 0;
90
              alu_srca
                           = 0;
91
              alu_srcb
                           = 0;
                           = 0;
              reg_write
93
              regdst
                           = 0;
94
          end
95
96
          // * id state
          if (state == `ID_STATE) begin
              pc_write = 0;
99
              ir_write = 0;
100
              mem_read = 0;
101
102
          end
103
          // * exe1 state
104
          if (state == `EXE1_STATE) begin
105
              alu_srca = 0;
106
```

```
107
              alu_srcb = 1;
              alu_op = 2'b00;
108
           end
109
110
           // * exe2 state
111
           if (state == `EXE2_STATE) begin
112
              alu_srca = 0;
113
              alu_srcb = (op == `OP_R_TYPE ? 0 :1);
114
              alu_op = 2'b10;
115
           end
116
117
           // * exe3 state
118
           if (state == `EXE3_STATE) begin
119
                            = 1;
              alu_srca
                            = 0;
              alu_srcb
121
                            = 2'b01;
              alu_op
122
              pc_write
                            = 1;
123
              pc_write_cond = (op == `OP_BEQ ? 1 :0);
124
                           = 2'b01;
              pc_source
125
           end
126
127
           // * exe4 state
128
           if (state == `EXE4_STATE) begin
129
              pc_write = 1;
130
              pc_source = 2'b10;
131
           end
132
133
           // * mem1 state
134
           if (state == `MEM1_STATE) begin
135
              mem_read = 1;
136
               ins_or_data = 1;
137
138
           end
139
           // * mem2 state
140
           if (state == `MEM2_STATE) begin
141
              mem_write = 1;
142
               ins_or_data = 1;
           end
144
145
           // * wb1 state
146
           if (state == `WB1_STATE) begin
147
                       = 0;
              regdst
148
              reg_write = 1;
              mem_to_reg = 1;
150
           end
151
152
           // * wb2 state
153
           if (state == `WB2_STATE) begin
154
                       = (op == `OP_R_TYPE ? 1 : 0);
              regdst
155
              reg_write = 1;
156
              mem_to_reg = 0;
157
```

Listing 6: control.v

```
`include "define.v"
   `timescale 1ns / 1ps
3
  module cpu (input wire clk,
              input wire rst,
              output [`REG_BUS] pcout,
6
              input [`REG_BUS] inputaddr,
              output [`REG_BUS] memout_show,
8
              output [`REG_BUS] regout_show);
9
      // * ir split
10
      wire [`NUM1_BUS] num1;
11
      wire [`NUM2_BUS] num2;
12
      wire [`NUM3_BUS] num3;
13
      wire [`NUM4_BUS] num4;
14
      wire [`NUM5_BUS] num5;
      wire [`NUM6_BUS] num6;
16
17
      wire [`REG_BUS] jext;
18
      wire ['REG BUS] aluout;
19
      wire ['REG_BUS] numa;
20
      wire ['REG_BUS] numb;
21
      wire [`REG_BUS] alu_numa;
22
      wire [`REG_BUS] alu_numb;
23
      wire [`REG_BUS] memaddr;
24
      wire [`REG_BUS] memmdr;
25
      wire [`REG_BUS] regmem;
26
      wire [`REG_BUS] immext;
27
      wire [`REG_BUS] memdata;
28
29
      wire [`EXE_BUS] aluexe;
30
      wire [`OP_BUS] opcode;
31
      // * control wire
33
      wire ins_or_data;
34
      wire pc_write_cond;
35
      wire pc_write;
36
      wire alu_srca;
37
      wire alu_srcb;
38
      wire ir_write;
      wire mem_write;
40
      wire mem_read;
41
      wire is_zero;
42
      wire mem_to_reg;
43
      wire reg_write;
      wire regdst;
45
      wire [1:0] pc_source;
46
```

```
wire [1:0] alu_op;
47
      opj_extend jexter (
49
      .ins (num5),
50
      .pc (pcout),
51
      .extd (jext));
52
53
      pc_reg pc (
      .clk (clk),
55
      .rst (rst),
56
      .pccond (pc_write_cond),
57
      .pcsource (pc_source),
58
      .aluinfo(is_zero),
      .pc_write(pc_write),
      .immpc (num3),
61
      .address(jext),
62
      .pcout (pcout));
63
64
      // * A little change here
65
      // * address must divide by 4 here --> real addr in mem
67
      // * get the address
68
      mux2 mux_ins_or_data (
69
      .select (ins_or_data),
70
      .route1 (aluout >> 2),
      .route2 (pcout >> 2),
72
      .outdata (memaddr));
73
74
      // * memory
75
      mem memory (
76
      .clk(clk),
      .memwrite (mem_write),
78
      .indata (numb),
79
      .addr (memaddr),
80
      .memdata (memdata),
81
      .dpra (inputaddr),
82
      .dpo (memout_show));
      // * ir
85
      ins_split ir (
86
      .ir_write (ir_write),
87
      .ins (memdata),
88
      .opcode (opcode),
      .num1 (num1),
90
      .num2 (num2),
91
      .num3 (num3),
92
      .num4 (num4),
93
      .num5 (num5),
      .num6(num6),
      .irrun (irrun));
96
97
```

```
// * mdr
       mdr memory_data_reg (
       .memread (mem_read),
100
       .memdata (memdata),
101
       .memout (memmdr));
102
103
       // * control
104
       control ctrl (
105
       .clk (clk),
106
       .rst (rst),
107
       .op (opcode),
108
       .pc_write_cond (pc_write_cond),
109
       .pc_write (pc_write),
110
       .ins_or_data (ins_or_data),
       .mem_read(mem_read),
112
       .mem_write (mem_write),
113
       .ir_write(ir_write),
114
       .pc_source(pc_source),
115
       .alu_op (alu_op),
116
       .alu_srca (alu_srca),
117
       .alu_srcb (alu_srcb),
118
       .reg_write (reg_write),
119
       .regdst (regdst),
120
       .mem_to_reg (mem_to_reg));
121
122
       // * reg write
123
       mux2 reg_write_mem (
124
       .select (mem_to_reg),
125
       .route1(memmdr),
126
       .route2(aluout),
127
       .outdata (regmem));
129
       // * reg
130
       regfile regs (
131
       .clk (clk),
132
       .rs (num1),
133
       .rt (num2),
134
       .rd (num4),
135
       .numa (numa),
136
       .numb (numb),
137
       .reg_write (reg_write),
138
       .regdst (regdst),
139
       .indata (regmem),
140
       .regaddr (inputaddr),
141
       .reg_out(regout_show));
142
143
       // * mux for numa
144
       mux2 muxnuma (
       .select (alu_srca),
146
       .route1 (pcout),
147
       .route2 (numa) ,
148
```

```
.outdata (alu_numa));
149
       // * extend immediate num
151
       extend extder (
152
       .ins (num3),
153
       .extd (immext));
154
155
       // * mux for numb
156
       mux2 muxnumb (
157
       .select (alu_srcb),
158
       .route1 (immext),
159
       .route2(numb),
160
       .outdata (alu_numb));
161
       // * translate alu info
163
       alu_ctrl aluexe_maker (
164
       .opcode (opcode),
165
       .funt (num6),
166
       .alu_op (aluexe));
167
168
       // * alu
169
       alu alucalc (
170
       .aluop (aluexe),
171
       .numa (alu_numa),
172
       .numb(alu_numb),
173
       .num_out (aluout),
174
       .iszero (is_zero));
175
   endmodule
```

Listing 7: cpu.v

```
`timescale 1ns / 1ps
   `include "define.v"
2
3
  module ddu(input cont,
4
             input rst,
5
             input clk_board100,
6
             input step,
             input mem,
             input inc,
9
             input dec,
10
             output reg [7:0] addrout_8,
11
             output wire [7:0] pc_8,
12
             output wire [6:0] seg,
13
             output wire [7:0] an);
14
15
      wire clk_boardtmp;
16
17
      // * translate 100Mhz
18
      clk_wiz_0 (.clk_in1(clk_board100),.clk_out1(clk_boardtmp));
20
      wire [`REG_BUS] memshow;
^{21}
```

```
reg [`REG_BUS] addrout;
      wire [`REG_BUS] pc;
23
      reg clk_board = 0;
24
      reg [14:0] cnt;
25
26
      // * slow clock
27
      always @(posedge clk_boardtmp) begin
28
          if (cnt > = 15'd100) begin
              cnt
                      = 0;
30
              clk_board = ~clk_board;
31
          end
32
          else
33
34
              cnt = cnt + 1;
      end
36
      reg [`REG_BUS] addr = 0;
37
      wire [`REG_BUS] mem1;
38
      wire [`REG_BUS] mem2;
39
      reg clkt;
40
      reg delay;
41
      reg incdelay;
^{42}
      reg decdelay;
43
      wire clk;
44
45
      always @(posedge clk_board or negedge rst)
46
      begin
          if (rst) begin
48
              addr <= 0;
49
              incdelay = 1;
50
              decdelay = 1;
51
              delay = 0;
          end
          else
54
          begin
55
              // * control addr
56
              if (!incdelay && inc) addr = addr + 1;
57
              if (!decdelay && dec) addr = addr - 1;
58
              incdelay = inc;
60
              decdelay = dec;
61
62
              addrout = addr;
63
              // * generate only one pulse
65
              if (!delay && step)
66
                  clkt = 1;
67
              else
68
                  clkt = 0;
69
70
              delay = step;
71
          end
72
```

```
end
      assign memshow = mem ? mem1 :mem2;
75
                  = cont ? clk_board :clkt;
      assign clk
76
77
      // * cpu
78
      cpu CPU_sim (.clk (clk), .rst (rst), .pcout (pc), .inputaddr(addr), .
79
         memout_show (mem1), .regout_show(mem2));
80
      always @* addrout_8 = {addr [7:0]};
81
      assign pc_8
                        = \{pc[9:2]\};
82
83
      // * segout
84
      segout segmental (.clk (clk_board), .indata (memshow), .an(an) ,.seg(seg));
  endmodule
```

Listing 8: ddu.v

```
//* r_type
  //* begin with 000000
3 define OP_R_TYPE 6'b000000
4 define FUNC_ADDU 6'b100001
5 | 'define FUNC_ADD 6'b100000 //* do
  `define FUNC_SUB 6'b100010 //* do
  `define FUNC SUBU 6'b100011
8 define FUNC_AND 6'b100100 //* do
  `define FUNC_OR 6'b100101 //* do
10 define FUNC_XOR 6'b100110 //* do
  `define FUNC_NOR 6'b100111 //* do
12 define FUNC_SLT 6'b101010 //* do
  `define FUNC_SLTU 6'b101011
14 define FUNC_SLL 6'b000000 //* do
  `define FUNC_SRL 6'b000010 //* do
  `define FUNC_SRA 6'b000011
17 define FUNC_SLLV 6'b000100
  `define FUNC_SRLV 6'b000110
  `define FUNC_SRAV 6'b000111
19
  `define FUNC_JR 6'b001000
20
^{21}
22 //* i_type
  `define OP_ADDI 6'b001000 //* do
  `define OP ANDI 6'b001100 //* do
24
  `define OP_ORI 6'b001101 //* do
25
  `define OP_XORI 6'b001110 //* do
27 define OP_LUI 6'b001111
  `define OP_LW
                  6'b100011 //* do
28
  `define OP_SW
                  6'b101011 //* do
29
  `define OP_BEQ 6'b000100 //* do
30
31 | 'define OP_BNE 6'b000101 //* do
32 | `define OP_SLTI 6'b001010 //* do
33 define OP_SLTIU 6'b001101
34
```

```
35 //* j_type
  `define OP J
                  6'b000010 //* do
  `define OP_JAL 6'b000011
39 //* exe will be used
40 define EXE_ADD 4'b0000
  `define EXE_SUB 4'b0001
41
42 define EXE_CMP 4'b0010
43 define EXE_SLT 4'b0011
  `define EXE_NOR 4'b0100
45 define EXE_OR 4'b0101
  `define EXE AND 4'b0110
46
  `define EXE_XOR 4'b0111
48 define EXE_NOP 4'b1111
49
50 //* bus_information
  `define PCCTRL_BUS 1:0
51
52 define STATE_BUS 3:0
33 define EXE_BUS 3:0
54 define RS_BUS
                  4:0
  `define RT_BUS
                   4:0
56 define RD_BUS
                  4:0
57 define SHAMT_BUS 4:0
  `define STALL_BUS 5:0
59 define OP_BUS 5:0
60 define FUNT_BUS 5:0
61 define ADDR_BUS 7:0
62 define DATA_BUS 31:0
  `define REG_BUS 31:0
63
64
  `define OPCODE_BUS 31:26
66 define NUM1_BUS 25:21
67 define NUM2_BUS
                    20:16
  `define NUM3_BUS
                    15:0
  `define NUM4_BUS
                    15:11
69
  `define NUM5_BUS
                     25:0
70
  `define NUM6_BUS 5:0
72 define FUNTCODE_BUS 5:0
73
  `define REG VEC 0:31
74
  `define MEM_VEC 0:255
75
76
77 //* control tags
  `define INS_TAG 0
  `define REG_TAG 1
79
81 //* control state machine
82 define IF_STATE 4'b0000 // * if state
83 *define ID_STATE 4'b0001 // * id state
84 define EXE1_STATE 4'b0010 // * exe for lw or sw
85 define EXE2_STATE 4'b0011 // * exe for add/sub...(R&I type together)
```

Listing 9: define.v

Listing 10: extend.v

```
`include "define.v"
   `timescale 1ns / 1ps
  //* Instruction spliter
5 //* Opcode 31:26
  //* num1 25:21
  //* num2 20:16
  //* num3 15: 0
  module ins_split (input wire ir_write,
10
                   input wire [`REG_BUS] ins,
11
                   output reg [`OP_BUS] opcode,
12
                   output reg [`RS_BUS] num1,
13
                   output reg ['RT_BUS] num2,
14
                   output reg ['NUM3_BUS] num3,
15
                   output reg [`RD_BUS] num4,
16
                   output reg [`NUM5_BUS] num5,
17
                   output reg [`NUM6_BUS] num6,
                   output wire [`REG_BUS] irrun);
19
20
      reg[`REG_BUS] ir;
21
      always @* begin
22
          if (ir_write) ir = ins;
         opcode
                         = {ir[`OPCODE_BUS]};
24
         num1
                         = {ir[`NUM1_BUS]};
25
         num2
                         = {ir[`NUM2_BUS]};
26
         num3
                         = {ir[`NUM3 BUS]};
27
         num4
                         = {ir[`NUM4_BUS]};
28
                         = {ir[`NUM5_BUS]};
         num5
29
                         = {ir[`NUM6_BUS]};
         num6
      end
31
```

```
32
33    assign irrun = ir;
34 endmodule
```

Listing 11: ins_split.v

```
`include "define.v"
   `timescale 1ns / 1ps
  module mdr (input wire memread,
              input wire [`REG_BUS] memdata,
              output reg [`REG_BUS] memout);
6
      reg [`REG_BUS] mem;
8
9
      initial begin
10
          mem = 0;
      end
12
13
14
      always @* begin
15
          if (memread)
16
              mem = memdata;
17
18
          memout = mem;
19
      end
20
21
  endmodule
```

Listing 12: mdr.v

```
`include "define.v"
   `timescale 1ns / 1ps
  module mem (input wire clk,
             input wire memwrite,
             input wire [`REG_BUS] indata,
6
             input wire [`REG_BUS] addr,
             output wire [`REG_BUS] memdata,
             input wire [`REG_BUS] dpra,
9
             output wire [`REG_BUS] dpo);
10
11
      dist_mem_gen_0 memorys (.a(addr), .d(indata), .clk(clk), .we(memwrite), .
12
         spo(memdata), .dpra(dpra), .dpo(dpo));
  endmodule
```

Listing 13: mem.v

```
include "define.v"
timescale 1ns / 1ps
```

```
module mux2(input wire select,
             input wire [`REG_BUS] route1,
             input wire [`REG_BUS] route2,
6
             output reg [`REG_BUS] outdata);
8
      always @*
9
      if (select)
10
         outdata = route1;
11
      else
12
         outdata = route2;
13
14
  endmodule
```

Listing 14: mux2.v

Listing 15: opj_extend.v

```
`include "define.v"
   `timescale 1ns / 1ps
  //* 00. normal
       PC = PC + 4
_{6} //* 01. special case 1 - bne & beq
        PC = immpc + 4
  //* 10. special case 2 - j
        PC = jump address
  //*
  module pc_reg (input wire clk,
                                             // * clk & reset
                input wire rst,
^{12}
                input wire pccond,
13
                input wire aluinfo,
14
                input wire pc_write,
15
                input wire [1:0] pcsource,
16
                input wire [`NUM3_BUS] immpc,
17
                input wire [`REG_BUS] address,
18
                output reg [`REG_BUS] pcout);
19
20
      reg [`REG_BUS] pc;
^{21}
22
      initial begin
23
         pc = 0;
^{24}
```

```
25
      end
26
      always @(posedge clk or posedge rst) begin
27
          pcout = pc;
28
          if (rst) begin
29
              pc <= 0;
30
          end
31
          else
          begin
33
              if (pc_write) begin
34
                  case (pcsource)
35
                      2'b00: pc \le pc + 4;
36
                      2'b01:
37
                      begin
                          //* 2 cases: pccond = 1 (beq) & iszero (from cmp = 1) = 0
39
                          //* or pccond = 0 (bne) & iszero (from cmp = 0) = 1
40
                          if (pccond ^ aluinfo)
41
                             pc <= pc;</pre>
42
                          else
43
                             pc <= pc + (immpc << 2);
                      end
45
                      2'b10: pc <= address;
46
                      default :pc <= pc;</pre>
47
                  endcase
48
              end
49
          end
51
52
53
54
      end
  endmodule
```

Listing 16: pc_reg.v

```
`include "define.v"
   `timescale 1ns / 1ps
  module regfile(input wire clk,
                input wire [`RS_BUS] rs,
5
                input wire [`RT_BUS] rt,
6
                input wire [`RD_BUS] rd,
7
                input wire reg_write,
8
                input wire regdst,
9
                input wire [`REG_BUS] indata,
10
                output reg [`REG_BUS] numa,
11
                output reg [`REG_BUS] numb,
12
                input wire [`REG_BUS] regaddr,
13
                output reg [`REG_BUS] reg_out);
14
15
      reg [`REG_BUS] register [0:31];
      integer i;
17
18
```

```
initial begin
19
          for (i = 0; i < 32; i = i + 1) begin
20
              register[i] = 0;
21
          end
22
      end
23
24
      always @(posedge clk) begin
25
          if (reg_write) begin
              if (regdst) begin
27
                 register[rd] = indata;
28
                 end else begin
29
                 register[rt] = indata;
30
31
              end
          end
33
          numa = register [rs];
34
          numb = register [rt];
35
36
      always@* reg_out = register [(regaddr % 31)];
  endmodule
```

Listing 17: regfile.v

```
`include "define.v"
   `timescale 1ns / 1ps
  module segout (input wire clk,
                 input wire [`REG_BUS] indata,
                 output reg [7:0] an,
6
                 output reg [6:0] seg);
7
8
      reg [3:0] Q [7:0];
      reg [3:0] num;
10
      wire [6:0] seg0[7:0];
11
      reg [31:0] count;
12
      reg clk1;
13
14
      BCD27 BO(Q[0],seg0[0]);
      BCD27 B1(Q[1],seg0[1]);
16
      BCD27 B2(Q[2],seg0[2]);
17
      BCD27 B3(Q[3],seg0[3]);
18
      BCD27 B4(Q[4],seg0[4]);
19
      BCD27 B5(Q[5],seg0[5]);
20
      BCD27 B6(Q[6],seg0[6]);
^{21}
      BCD27 B7(Q[7],seg0[7]);
22
23
      initial
24
      begin
25
                <= 8'b11111111;
          an
          clk1 <= 0;
          num <= 0;
28
          count <= 0;</pre>
29
```

```
end
30
31
     always @*
32
     begin
33
     Q[7] <= {indata[31:28]};//(indata & 32'
34
        Q[6] <= {indata[27:24]};// (indata & 32'
35
        Q[5] <= {indata[23:20]};// (indata & 32'
36
        Q[4] <= {indata[19:16]};// (indata & 32'
37
        Q[3] <= {indata[15:12]};// (indata & 32'
38
        Q[2] <= {indata[11: 8]};// (indata & 32'
39
        b0000_0000_0000_0000_0000_1111_0000_0000) >> 8;
     Q[1] <= {indata[7: 4]};// (indata & 32'
40
        b0000_0000_0000_0000_0000_0000_1111_0000) >> 4;
     Q[0] <= {indata[3: 0]};// (indata & 32'
41
        b0000_0000_0000_0000_0000_0000_0000_1111);
     end
^{42}
43
     always@(posedge clk)
44
        if (count > = 31'd19999)
45
        begin
46
           clk1 <= ~clk1;
           count = 31'b0;
48
           num \leq (num+1)\%8;
49
        end
50
        else
51
           count = count+1;
53
     always@*
54
     case(num)
55
        0:begin
56
           an <= 8'b11111110;
57
           seg <= seg0[0];</pre>
58
        end
        1:begin
60
           an <= 8'b11111101;
61
           seg \le seg0[1];
62
        end
63
        2:begin
           an <= 8'b11111011;
65
           seg \le seg0[2];
66
        end
67
        3:begin
68
           an <= 8'b11110111;
69
           seg <= seg0[3];</pre>
70
        end
71
        4:begin
72
```

```
an <= 8'b11101111;
73
              seg \le seg0[4];
           end
75
          5:begin
76
              an <= 8'b11011111;
77
              seg \le seg0[5];
78
79
           6:begin
80
               an <= 8'b10111111;
               seg \le seg0[6];
82
           end
83
          7:begin
84
              an <= 8'b01111111;
85
               seg \le seg0[7];
           end
87
       endcase
88
   endmodule
```

Listing 18: segout.v

```
set_property CLOCK DEDICATED ROUTE FALSE [get_nets inc_IBUF];
  set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets dec_IBUF];
  set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst_IBUF];
  ## Clock signal
  set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports {
      clk_board100 }]; #IO_L12P_T1_MRCC_35 Sch=clk
  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {
      clk board100}];
8
  ##Switches
  set property -dict { PACKAGE PIN J15 IOSTANDARD LVCMOS33 } [get ports { cont
     }]; #IO_L24N_T3_RSO_15 Sch=sw[0]
  set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { inc }];
      #IO_L24P_T3_35 Sch=sw[12]
  set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { dec
      }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
  set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { step
     }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
  set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { mem
15
      }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
16
17
  ## LEDs
  set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports {
     addrout_8[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
  set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports {
20
      addrout_8[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
  set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports {
     addrout_8[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
22 | set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports {
```

```
addrout_8[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
  set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports {
      addrout_8[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
  set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports {
      addrout_8[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
  set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports {
      addrout_8[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
  set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports {
      addrout_8[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
  set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { pc_8
27
      [0] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
  set property -dict { PACKAGE PIN T15 IOSTANDARD LVCMOS33 } [get ports { pc 8
      [1] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
  set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports { pc_8
      [2] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
30 set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { pc_8
      [3] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
  set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports { pc_8
      [4] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
  set_property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get_ports { pc 8
      [5] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
  set_property -dict { PACKAGE_PIN V12 IOSTANDARD LVCMOS33 } [get_ports { pc_8
      [6] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
  set_property -dict { PACKAGE_PIN V11 IOSTANDARD LVCMOS33 } [get_ports { pc 8
34
      [7] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
35
36
  ##7 segment display
37
  set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { seg[0]
       }]; #IO_L24N_T3_A00_D16_14 Sch=ca
  set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { seg[1]
       }]; #I0_25_14 Sch=cb
  set_property -dict { PACKAGE_PIN K16 IOSTANDARD LVCMOS33 } [get_ports { seg[2]
       }]; #IO_25_15 Sch=cc
  set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS33 } [get_ports { seg[3]
       }]; #IO_L17P_T2_A26_15 Sch=cd
  set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { seg[4]
       }]; #IO_L13P_T2_MRCC_14 Sch=ce
  set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { seg[5]
       }]; #IO_L19P_T3_A10_D26_14 Sch=cf
  set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports { seg[6]
44
       }]; #IO_L4P_TO_D04_14 Sch=cg
  set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { an[0]
      }]; #IO_L23P_T3_F0E_B_15 Sch=an[0]
  set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { an[1]
47
      }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
  set_property -dict { PACKAGE PIN T9 IOSTANDARD LVCMOS33 } [get_ports { an[2]
     }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
49 set_property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get_ports { an[3]
      }]; #IO_L19P_T3_A22_15 Sch=an[3]
```

```
set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { an[4]
      }]; #IO L8N T1 D12 14 Sch=an[4]
  set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an[5]
      }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
  set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports { an[6]
52
     }]; #IO_L23P_T3_35 Sch=an[6]
  set_property -dict { PACKAGE PIN U13 IOSTANDARD LVCMOS33 } [get_ports { an[7]
53
     }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
54
55
  ##Buttons
56
  set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { rst
      }]; #IO_L9P_T1_DQS_14 Sch=btnc
```

Listing 19: constraints.xdc

6.2 模拟版本代码

模拟版本代码中 cpu 和 ddu 以及一些模块有所不同,添加了更多的 wire output 取显示更多的调试信息。

下面仅贴出不同部分的代码,其余相同部分不再重复复制。

```
`include "define.v"
   `timescale 1ns / 1ps
2
3
  module cpu (input wire clk,
4
              input wire rst,
5
              output [`REG_BUS] pcout,
              input [`REG_BUS] inputaddr,
              output [`REG_BUS] memout_show,
8
             output [`REG_BUS] regout_show,
9
             output wire pc_write,
10
             output wire [`STATE_BUS] state,
11
             output wire [`REG_BUS] numatest,
             output wire [`REG_BUS] numbtest,
13
             output wire [`REG_BUS] irrun);
14
15
      wire [`NUM1_BUS] num1;
16
      wire [`NUM2_BUS] num2;
17
      wire [`NUM3_BUS] num3;
18
      wire [`NUM4_BUS] num4;
19
      wire [`NUM5_BUS] num5;
20
      wire [`NUM6_BUS] num6;
21
22
      wire [`REG_BUS] jext;
23
      wire [`REG_BUS] aluout;
24
      wire [`REG_BUS] numa;
25
      wire [`REG_BUS] numb;
26
      wire [`REG_BUS] alu_numa;
27
      wire [`REG_BUS] alu_numb;
28
```

```
wire [`REG_BUS] memaddr;
      wire ['REG BUS] memmdr;
      wire [`REG_BUS] regmem;
31
      wire [`REG_BUS] immext;
32
      wire [`REG_BUS] memdata;
33
34
      wire [`EXE_BUS] aluexe;
35
      wire [`OP_BUS] opcode;
37
      wire ins_or_data;
38
      wire pc_write_cond;
39
      wire pc_write;
40
41
      wire alu_srca;
      wire alu_srcb;
      wire ir_write;
43
      wire mem_write;
44
      wire mem_read;
45
      wire is_zero;
46
      wire mem_to_reg;
47
      wire reg_write;
      wire regdst;
49
      wire [1:0] pc_source;
50
      wire [1:0] alu_op;
51
      wire [`REG_BUS] irrun;
52
      wire [`STATE_BUS] state;
53
      opj_extend jexter (.ins (num5), .pc (pcout), .extd (jext));
55
      pc_reg pc (.clk (clk), .rst (rst), .pccond (pc_write_cond), .pcsource (
56
         pc_source), .aluinfo(is_zero), .pc_write(pc_write), .immpc (num3), .
         address(jext), .pcout (pcout));
      mux2 mux_ins_or_data (.select (ins_or_data), .route1 (aluout >> 2), .route2
           (pcout >> 2), .outdata (memaddr));
      mem memory (.clk(clk), .memwrite (mem_write), .indata (numb), .addr (
58
         memaddr), .memdata (memdata), .dpra (inputaddr), .dpo (memout_show));
      ins_split ir (.ir_write (ir_write), .ins (memdata), .opcode (opcode), .num1
59
           (num1), .num2 (num2), .num3 (num3), .num4 (num4), .num5 (num5), .num6
          (num6) ,.irrun (irrun));
      mdr memory_data_reg (.memread (mem_read), .memdata (memdata), .memout (
60
         memmdr));
      control ctrl (.clk (clk), .rst (rst), .op (opcode), .pc_write_cond (
61
         pc_write_cond), .pc_write (pc_write), .ins_or_data (ins_or_data), .
         mem_read(mem_read), .mem_write (mem_write), .ir_write(ir_write), .
         pc_source(pc_source), .alu_op (alu_op), .alu_srca (alu_srca), .alu_srcb
           (alu_srcb), .reg_write (reg_write), .regdst (regdst), .mem_to_reg (
         mem_to_reg), .state_out (state));
      mux2 reg_write_mem (.select (mem_to_reg), .route1(memmdr), .route2(aluout),
62
           .outdata (regmem));
      regfile regs (.clk (clk), .rs (num1), .rt (num2), .rd (num4), .numa (numa),
           .numb (numb), .reg_write (reg_write), .regdst (regdst), .indata (
         regmem), .regaddr (inputaddr), .reg_out(regout_show));// , .reg_clone(
         regshow));
```

```
mux2 muxnuma (.select (alu_srca), .route1 (pcout), .route2 (numa) , .
64
         outdata (alu_numa));
      extend extder (.ins (num3), .extd (immext));
65
      mux2 muxnumb (.select (alu_srcb), .route1 (immext), .route2(numb), .outdata
66
           (alu_numb));
      alu ctrl aluexe maker (.opcode (opcode), .funt (num6), .alu_op (aluexe));
67
      alu alucalc (.aluop (aluexe), .numa (alu numa), .numb(alu numb), .num out (
68
         aluout) , .iszero (is_zero));
69
      assign numatest = alu_numa;
70
      assign numbtest = alu_numb;
71
  endmodule
```

Listing 20: cpu.v

```
`timescale 1ns / 1ps
   `include "define.v"
  module ddu(input cont,
             input rst,
5
             input clk_board,
             input step,
             input mem,
             input inc,
9
             input dec,
10
             output reg [7:0] addrout_8,
11
             output wire [7:0] pc_8,
12
             output pc_write,
13
             output wire [`STATE_BUS] state,
14
             output wire [`REG_BUS] irrun,
15
             output wire [6:0] seg,
16
             output wire [7:0] an,
17
             output wire [1023:0] reg_clone,
             output [`REG_BUS] numa,
19
             output [`REG_BUS] numb,
20
             output wire [`REG_BUS] memshow);
21
22
      wire [`REG_BUS] memshow;
      reg [`REG_BUS] addrout;
24
      wire [`REG_BUS] pc;
25
26
      reg [`REG_BUS] addr = 0;
27
      wire [`REG_BUS] mem1;
28
      wire [`REG_BUS] mem2;
      reg clk;
      reg delay;
31
      reg incdelay;
32
      reg decdelay;
33
34
      always @(posedge clk_board or negedge rst)
      begin
36
          if (rst) begin
37
```

```
addr <= 0;
38
              incdelay = 1;
              decdelay = 1;
40
             delay = 0;
41
              end else begin
42
43
              if (!incdelay && inc) addr = addr + 1;
44
              if (!decdelay && dec) addr = addr - 1;
45
              incdelay = inc;
47
              decdelay = dec;
48
49
              addrout
                                    = addr;
50
              if (!delay && step) clk = 1;
              else clk
                                    = 0:
52
53
             delay = step;
54
55
          end
56
      end
      assign memshow = mem ? mem1 :mem2;
59
      cpu CPU_sim (.clk (clk), .rst (rst), .pcout (pc), .inputaddr(addr) , .
60
          memout_show (mem1),.regout_show(mem2) , .regshow(reg_clone)
      ,.state(state) , .numatest(numa) , .numbtest(numb), .pc_write(pc_write) ,.
61
          irrun (irrun));
62
      always @* addrout_8 = {addr [7:0]};
63
64
      assign pc_8 = \{pc[9:2]\};
65
      segout segmental (.clk (clk_board), .indata (memshow), .an(an) ,.seg(seg));
  endmodule
```

Listing 21: ddu.v

```
`include "define.v"
  `timescale 1ns / 1ps
3
  module regfile(input wire clk,
4
                input wire [`RS_BUS] rs,
5
                input wire [`RT_BUS] rt,
6
                input wire ['RD_BUS] rd,
7
                input wire reg_write,
8
                input wire regdst,
                input wire [`REG_BUS] indata,
10
                output reg [`REG_BUS] numa,
11
                output reg ['REG_BUS] numb,
12
                input wire [`REG_BUS] regaddr,
13
                output reg [`REG_BUS] reg_out,
                output reg [1023:0] reg_clone);
16
```

```
reg [`REG_BUS] register [0:31];
17
      integer i;
18
19
      initial begin
20
          for (i = 0; i < 32; i = i + 1) begin
21
              register[i] = 0;
22
          end
23
      end
24
25
      always @* begin
26
          reg_clone = 0;
27
          for (i = 31; i > = 0; i = i - 1) begin
28
              reg_clone = (reg_clone << 32) | register[i];</pre>
29
          end
      end
31
32
      always @(posedge clk) begin
33
          if (reg_write) begin
34
              if (regdst) begin
35
                  register[rd] = indata;
                  end else begin
37
                  register[rt] = indata;
38
              end
39
          end
40
41
          numa = register [rs];
42
          numb = register [rt];
43
44
      always0* reg_out = register [(regaddr % 31)];
45
  endmodule
```

Listing 22: regfile.v

```
include "define.v"
  `timescale 1ns / 1ps
  //* Controler
  //* input with op
  //* output control information
  module control (input wire clk,
8
                input wire rst,
9
                input wire ['OP_BUS] op,
                                                // * input the opcode part
10
                                                // * control pc
                output reg pc_write_cond,
11
                output reg pc_write,
                                                // * control pc
12
                                                // * control mem
                output reg ins_or_data,
13
                output reg mem_read,
                                                // * control mem
14
                                                // * control mem
                output reg mem_write,
15
                                                // * control ir
                output reg ir_write,
16
                output reg [1:0] pc_source,
                                                // * control pc source
                output reg [1:0] alu_op,
                                                // * control alu
18
                                                // * control numa
                output reg alu_srca,
19
```

```
output reg alu_srcb,
                                                   // * control numb
20
                  output reg reg_write,
                                                   // * control regfile writable
21
                  output reg regdst,
22
                  output reg mem_to_reg,
23
                  output reg [`STATE_BUS] state_out);
24
25
      reg [`STATE_BUS] state,next_state;
26
27
      initial begin
28
          state
                       = `IF_STATE;
29
          pc_write_cond = 0;
30
          pc_write
31
          ins_or_data = 0;
32
          mem_read
                       = 0;
          mem_write
                       = 0;
34
          ir_write
                       = 0;
35
          pc_source
                       = 0;
36
          alu_op
                       = 0;
37
          alu_srca
                       = 0;
38
                       = 0;
          alu_srcb
          reg_write
                       = 0;
40
          regdst
                       = 0;
41
      end
42
43
      always @*
44
      state_out = state;
45
46
      always @(posedge clk or posedge rst) begin
47
          if (rst) begin
48
              state <= `IF_STATE;</pre>
49
              end else begin
              state <= next_state;</pre>
51
          end
52
      end
53
54
      always @* begin
55
          case (state)
              `IF_STATE :next_state = `ID_STATE;
57
              `ID_STATE :begin
58
                  case (op)
59
                      `OP_LW : next_state = `EXE1_STATE;
60
                      `OP_SW : next_state = `EXE1_STATE;
61
                      `OP_BEQ :next_state = `EXE3_STATE;
                      `OP_BNE :next_state = `EXE3_STATE;
63
                      `OP_J : next_state = `EXE4_STATE;
64
                     default :next_state = `EXE2_STATE;
65
                  endcase
66
              end
67
              `EXE1_STATE :begin
                  if (op == `OP_LW)
69
                     next_state = `MEM1_STATE;
70
```

```
else
71
                      next_state = `MEM2_STATE;
              end
73
              `EXE2_STATE :next_state = `WB2_STATE;
74
              `EXE3_STATE :next_state = `IF_STATE;
75
              `EXE4_STATE :next_state = `IF_STATE;
76
              `MEM1_STATE :next_state = `WB1_STATE;
77
              `MEM2_STATE :next_state = `IF_STATE;
78
              `WB1_STATE :next_state = `IF_STATE;
79
              `WB2_STATE :next_state = `IF_STATE;
80
           endcase
81
       end
82
83
       always @* begin
          // * if state == > initial state
85
          if (state == `IF_STATE) begin
86
              pc_write_cond = 0;
87
              pc_write
                          = 1; // * pc writable
88
              ins_or_data = 0;
89
                           = 1; // * read mem for instructions
              mem_read
              mem_write
                           = 0;
91
              ir_write
                           = 1; // * ir writable
92
              pc_source
                           = 2'b00;
93
                           = 0;
              alu_op
94
              alu_srca
                           = 0;
              alu_srcb
                           = 0;
              reg_write
                           = 0;
97
              regdst
                           = 0;
98
          end
99
100
          // * id state
101
           if (state == `ID_STATE) begin
102
              pc_write = 0;
103
              ir_write = 0;
104
              mem_read = 0;
105
           end
106
107
          // * exe1 state
108
           if (state == `EXE1_STATE) begin
109
              alu_srca = 0;
110
              alu_srcb = 1;
111
              alu_op = 2'b00;
112
          end
113
114
          // * exe2 state
115
           if (state == `EXE2_STATE) begin
116
              alu_srca = 0;
117
              alu_srcb = (op == `OP_R_TYPE ? 0 :1);
118
              alu_op = 2'b10;
119
          end
120
121
```

```
// * exe3 state
122
           if (state == `EXE3_STATE) begin
              alu_srca
                            = 1;
124
                            = 0;
              alu_srcb
125
                            = 2'b01;
              alu_op
126
              pc_write
                            = 1;
127
              pc_write_cond = (op == `OP_BEQ ? 1 :0);
128
              pc_source
                          = 2'b01;
129
           end
130
131
           // * exe4 state
132
           if (state == `EXE4_STATE) begin
133
              pc_write = 1;
134
              pc_source = 2'b10;
           end
136
137
           // * mem1 state
138
           if (state == `MEM1_STATE) begin
139
              mem_read = 1;
140
               ins_or_data = 1;
141
           end
142
143
           // * mem2 state
144
           if (state == `MEM2_STATE) begin
145
              mem_write = 1;
146
               ins_or_data = 1;
           end
148
149
           // * wb1 state
150
           if (state == `WB1_STATE) begin
151
                       = 0;
              regdst
152
              reg_write = 1;
              mem_to_reg = 1;
154
           end
155
156
           // * wb2 state
157
           if (state == `WB2_STATE) begin
158
              regdst = (op == `OP_R_TYPE ? 1 :0);
159
              reg_write = 1;
160
              mem_to_reg = 0;
161
           end
162
       end
   endmodule
```

Listing 23: control.v

```
timescale 1ns / 1ps
include "define.v"

module cpu_sim1();

reg rst ;
```

```
reg
             clk ;
      reg [`REG_BUS] dpra;
      wire [`REG_BUS] dpo;
9
      wire [`REG_BUS] pcout;
10
      wire [`REG_BUS] regdata;
11
12
      reg cont;
13
      reg step;
14
      reg mem;
15
      reg inc;
16
      reg dec;
17
18
      wire [`REG_BUS] pc;
19
      wire clkout;
      wire [`REG_BUS] addrout;
21
      wire [`REG_BUS] memdata;
22
      wire delay1;
23
      wire delay2;
24
      wire [`NUM5_BUS] num5;
25
      wire [`REG_BUS] irrun;
      wire [`REG_BUS] numa;
^{27}
      wire [`REG_BUS] numb;
28
      initial
29
      begin
30
          rst <= 0;
^{31}
          cont <= 0;
          inc <= 0;
33
          dec <= 0;
34
          mem \leq 0;
35
          step <= 0;
36
          #10 rst = 1;
          #10 rst = 0;
          #20 step = 1;
          #10 step = 0;
40
          #10 \text{ mem} = 1;
41
          inc
                   = 1;
42
          #10 inc = 0;
          #10 inc = 1;
          #10 inc = 0;
45
          #10 inc = 1;
46
          #10 inc = 0;
47
          #10 inc = 1;
48
          #10 inc = 0;
          #10 inc = 1;
50
          #10 inc = 0;
51
          #10 inc = 1;
52
          #10 inc = 0;
53
          #10 inc = 1;
54
          #10 inc = 0;
          #10 inc = 1;
          #10 inc = 0;
57
```

```
#10 step = 1;
58
           #10 step = 0;
           #10 step = 1;
60
           #10 step = 0;
61
           #10 step = 1;
62
           #10 step = 0;
63
           #10 step = 1;
64
           #10 step = 0;
           #10 step = 1;
           #10 step = 0;
67
           #10 step = 1;
68
           #10 step = 0;
69
           #10 step = 1;
70
           #10 step = 0;
           #10 step = 1;
72
           #10 step = 0;
73
           #10 step = 1;
74
           #10 step = 0;
75
           #10 step = 1;
76
           #10 step = 0;
           #10 step = 1;
78
           #10 step = 0;
79
           #10 step = 1;
80
           #10 step = 0;
81
           #10 step = 1;
82
           #10 step = 0;
           #10 step = 1;
84
           #10 step = 0;
85
           #10 step = 1;
86
           #10 step = 0;
87
           #10 step = 1;
           #10 step = 0;
           #10 step = 1;
90
           #10 step = 0;
91
           #10 \text{ mem} = 0;
92
           #10000;
93
       end
95
       initial clk <= 0;</pre>
96
       always #5 clk <= ~clk;</pre>
97
       always begin #10 step = 1; #20 step = 0; end
98
99
       wire pc_write;
       wire [`STATE_BUS] state;
101
102
       wire [7:0] addrout_8;
103
104
       wire [7:0] pc_8;
105
       wire [6:0] seg;
106
       wire [7:0] an;
107
       wire [1023:0] reg_clone;
108
```

Listing 24: cpu_sim1.v

7 总结

本次实验相当于一次比较综合的复习,复习了我们学习 COD 至多周期的各种知识。本次实验对于我来说最大的困难就是如何将程序正确的烧写到板子上。事实上,我只用了 3 天就完成了正确的模拟和仿真,但是到最终完成花费了整整 3 周的时间。具体原因在于对于时序逻辑和组合逻辑的写法规范性。

举个例子,再我 extend 的模块中,本来应该用 wire 就可以完成的任务,就不必多加一个 reg 进行中介保存,虽然理论上有着一样的效果,但是实际上,这样的代码过多会倒置无意义的锁存现象出现,从而出现各种诡异的 bug 出现。此外另一个困扰我整整一周的实验 bug 是板载时钟周期过短,无法再一个时钟周期内完成应该执行完成的任务,出现了神奇的 bug。

最终,实验也再截止日期前完成,总体来说还算顺利。

8 意见和建议

本次实验个人感觉,难度并不是很大,但是再我们烧写板子的时候,比较考研问题分析解决能力和动手能力。个人建议,之后实验助教要求检查的只有我们的仿真模拟,至于烧录可以考虑作为附加分处理。

此外,我决定我们之后可以增加一次关于流水实现的实验,也是只要求模拟,不要求仿真。考虑流水的复杂性和代码量,个人认为,设计流水 CPU 再多周期之后,并且要求同学们合作完成。这样可以达到更好的效果。

最后表示,老师还是最好不要删除单周期的实验,第一在于……通知太晚,我都写完了才说取消实验。第二在于,单周期作为复习也是很有必要的。而且,如果单周期的实验吐过顺利完成,之后的多周期会少很多问题,例如办在诗中的处理和锁存器等等。