# COD\_LAB3 寄存器堆与计数器

## 黄业琦 PB17000144

# April 7, 2019

# Contents

| 1 | 实验目的                    | 2  |
|---|-------------------------|----|
|   | 1.1 寄存器堆(Register File) | 2  |
|   | 1.2 计数器 (Counter)       | 2  |
|   | 1.3 FIFO                | 2  |
| 2 | 实验环境                    | 3  |
| 3 | 逻辑设计                    | 3  |
|   | 3.1 Regfile Design      | 3  |
|   | 3.2 Counter Design      | 3  |
|   | 3.3 FIFO_q Design       | 3  |
| 4 | 仿真截图                    | 5  |
| 5 | 性能评测截图                  | 6  |
| 6 | 实验代码                    | 8  |
|   | 6.1 Regfile 代码          | 8  |
|   | 6.2 Counter 代码          | 10 |
|   | 6.3 FIFO 代码             | 13 |

### 1 实验目的

#### 1.1 寄存器堆 (Register File)

ra0, rd0; ra1, rd1: 2 个异步读端口wa, wd, we: 1 个同步写端口

#### 1.2 计数器 (Counter)

ce: 计数使能, 1: q=q+1 pe: 同步装数使能, 1: q=d rst: 异步清零, 1: q=0




Figure 1: Lab Requirement

#### 1.3 FIFO

最大长度为 8 的 FIFO 循环队列: 用寄存器堆和适当逻辑实现。en\_out, en\_in: 出/入队列使能,一次有效仅允许操作一项数据

out, in: 出/入队列数据

full, empty: 队列空/满,空/满时忽略出/入队操作display: 8 个数码管的控制信号,显示队列状态

### 2 实验环境

Linux 下编程调试和仿真,使用 IVerilog,GtkWave 系列工具。 Windows 下用于生成比特流文件,使用 Vivado 2018.2,Verilog HDL 所有下载均在 Nexsy4-DDR 实验板完成

## 3 逻辑设计

#### 3.1 Regfile Design

两个地址读入位置,直接用有带宽的向量作为存储寄存器。我们直接访问对应位置的元素进行访问即可。

#### 3.2 Counter Design

计数器,设计简单,与上学期的 lab8,9 一致,不再赘述。

#### 3.3 FIFO\_q Design

#### FIFO 设计:

我并没有单独调用我自己设计的 Regfile, 因为队列的特殊性, 我决定直接设计有带宽的向量组直接使用。

这样大大降低了编程的复杂程度。

计数器我则用于分频,分八个段供八个七段数码管使用。

由于传向量组并不是 Verilog 的合法语法,有两种解决办法:

- 1. 避免调用,合并程序。
- 2. 压缩向量,变为1维。

权衡选择第一种。入队出队操作见示意图:




Figure 2: fifoshow1




Figure 3: fifoshow2




Figure 4: fifoshow3

front 指向对头后一个元素, rear 指向队尾元素。

# 4 仿真截图




Figure 5: Regsim




Figure 6: Countsim




Figure 7: FIFOsim

## 5 性能评测截图




Figure 8: Regper1




Figure 9: Regper2




Figure 10: Countper1




Figure 11: Countper2



Figure 12: FIFOper1



Figure 13: FIFOper1

### 6 实验代码

#### 6.1 Regfile 代码

Listing 1: Regfile.v

```
1 `timescale 1ns / 1ps
2 //
     3 // Company:
4 // Engineer:
6 // Create Date: 2019/04/09 11:02:39
7 // Design Name:
8 // Module Name: Regfile
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
     21
 `define PARA_M 3 //address 3bits
24 'define PARA_N 4 //data 4bits
 `define BUSM 2:0
26 define BUSN 3:0
  `define BUSREG 7:0
  (* use_dsp = "yes" *)
28
29
 module Regfile(
     input [`BUSM] RaO,
31
     input [`BUSM] Ra1,
32
     input [`BUSM] Wa,
33
     input [`BUSN] Wd,
34
     input
                We,
35
     input
                rst,
     input
                clk,
37
     output [`BUSN] RdO,
38
     output [`BUSN] Rd1
39
     );
40
41
```

```
reg [`BUSN] Regs [`BUSREG];
     integer i;
43
44
     always @(posedge clk or negedge rst)
45
     begin
46
      if (rst)
47
      begin
48
        for (i = 0; i < 8; i = i + 1)
           Regs[i] \le 0;
      end
51
      else
52
      if (We)
53
      Regs[Wa] = Wd;
     end
56
     assign Rd0 = Regs[Ra0];
57
     assign Rd1 = Regs[Ra1];
 endmodule
                            Listing 2: RegSim.v
1 `timescale 1ns / 1ps
2 //
     3 // Company:
4 // Engineer:
6 // Create Date: 2019/04/09 20:21:46
7 // Design Name:
8 // Module Name: RegSim
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
     21
22 'define PARA_M 3 //address 3bits
23 'define PARA_N 4 //data 4bits
24 define BUSM 2:0
25 define BUSN 3:0
26 define BUSREG 7:0
27 module RegSim;
```

```
reg [`BUSM] Ra0;
   reg [`BUSM] Ra1;
29
   reg [`BUSM] Wa;
reg [`BUSN] Wd;
   reg
                 We;
   wire ['BUSN] RdO;
33
   wire [`BUSN] Rd1;
34
   reg rst;
   reg clk;
37
   initial rst<=0;</pre>
38
    always #500 rst<=~rst;</pre>
39
40
   initial clk<=0;</pre>
   always #5 clk<=~clk;</pre>
42
43
   initial
44
   begin
45
      Ra0=0;
46
      Ra1=0;
47
     Wa = 1;
48
     We =1;
49
      Wd = 10;
50
      #25
51
     Ra0=0;
53
     Ra1=0;
54
     Wa = 2;
55
      We =1;
56
     Wd = 7;
57
      #25
     Ra0=1;
60
      Ra1=2;
61
      Wa = 2;
62
      We =0;
63
      Wd =0;
      #25;
65
66
67
   Regfile DUT (Ra0,Ra1,Wa,Wd,We,rst,clk,Rd0,Rd1);
  endmodule
```

### 6.2 Counter 代码

Listing 3: counter.v

```
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/04/09 21:41:57
7 // Design Name:
8 // Module Name: counter
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
      ^{21}
  `define PARAN 5
  `define BUSN 4:0
25 module counter(
     input [`BUSN] D,
26
     input pe,
27
     input ce,
28
      input rst,
29
      input clk,
30
     output [`BUSN] Q
31
     );
32
33
     reg [`BUSN] RegCount;
34
35
     always @(posedge clk or negedge rst)
36
     begin
37
       if (rst)
38
         RegCount = 0;
39
       else
40
       begin
41
         if (pe)
42
          RegCount = D;
         else
44
         begin
45
           if (ce)
46
          RegCount = RegCount + 1;
47
         end
       end
49
      end
50
51
```

```
assign Q = RegCount;
53 endmodule
                           Listing 4: counter_tb.v
1 `timescale 1ns / 1ps
2 //
     3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/04/09 21:42:25
7 // Design Name:
8 // Module Name: counter_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
     22 define PARAN 5
  `define BUSN 4:0
25 module counter_tb(
26
     );
     reg [`BUSN] D;
     reg pe;
30
     reg ce;
31
     reg rst;
32
     reg clk;
     wire [`BUSN] Q;
35
     initial rst<=0;</pre>
     always #500 rst<=~rst;</pre>
37
38
     initial clk<=0;</pre>
39
     always #5 clk<=~clk;</pre>
41
     initial
42
     begin
43
```

#### 6.3 FIFO 代码

这里的注释部分为调试使用,代码的 36-41 行的取消注释,54 行取消注释,47 行换为46 行,可以进行仿真。

Listing 5: clk10HZ.v

```
1 module clk10HZ(
      input clk5MHZ,
      output reg Q
      );
      reg[0:23]count;
      initial
6
      begin
          count=0;
8
          Q=0;
      end
10
11
      always@(posedge clk5MHZ)
12
              if(count>=24'd249999)
13
              begin
14
                  count<=24'b0;
15
                  Q<=~Q;
16
              end
17
              else
18
                  count<=count+24'h1;</pre>
19
20 endmodule
```

Listing 6: BCD27.v

```
1 `timescale 1ns / 1ps
2
3 module BCD27(
4    input [3:0]m,
5    output [6:0] out
6    );
7    reg[6:0]seg;
8    assign out = seg;
9    always@(m)
10    case(m)
```

```
4'b0000:seg=7'b1000000;
11
                4'b0001:seg=7'b1111001;
12
                4'b0010:seg=7'b0100100;
13
                4'b0011:seg=7'b0110000;
14
                4'b0100:seg=7'b0011001;
15
                4'b0101:seg=7'b0010010;
16
                4'b0110:seg=7'b0000010;
17
                4'b0111:seg=7'b1111000;
                4'b1000:seg=7'b0000000;
19
                4'b1001:seg=7'b0010000;
20
                default:seg=7'b1111111;
21
                endcase
22
  endmodule
                                Listing 7: counter.v
1 module counter #(parameter cnt=9)
     (
     input clk,
     input enable,
     input reset,
     output carry,
     output reg [3:0] Q
     assign carry=(Q==cnt)?1:0;
     initial
10
     begin
11
     Q<=0;
12
     end
     always@(posedge clk,posedge reset)
14
     begin
15
         if(reset)
16
         Q <= 0;
17
         else if(enable)
18
         if(Q>=cnt)
            Q<=0;
20
         else
21
            Q=Q+1;
22
     end
23
25 endmodule
                                 Listing 8: FIFO.v
1 `timescale 1ns / 1ps
2 //
     3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/04/10 01:53:42
7 // Design Name:
```

```
8 // Module Name: FIFO
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
      21
22
  module FIFO(
      input en_out,
      input [3:0] in,
25
      input en_in,
26
      input rst,
27
      input clk,
28
      input qclk,
      output reg [7:0] an,
      output reg [6:0] seg,
31
      output reg dp,
32
      output reg [3:0] out,
33
      output reg empty,
34
      output reg full/*,
35
      output [7:0] avail,
      output [3:0] front,
37
      output [3:0] rear,
      output [31:0] queue,
39
      output [3:0] num,
40
      output [12:0] count*/
41
      );
42
43
      wire clk5MHZ;
44
      wire clkp;
45
      //assign clk5MZ=clk;
46
      clk_wiz_0 cw1(clk5MHZ,clk);
47
      reg [3:0] Q [7:0];
49
      reg [7:0] avail;
50
      reg [3:0] front;
51
      reg [3:0] rear;
52
      integer i;
      //assign queue = {Q[0],Q[1],Q[2],Q[3],Q[4],Q[5],Q[6],Q[7]};
      always @(posedge qclk or negedge rst)
55
      begin
56
```

```
if (rst)
57
         begin
           for (i = 0; i < 8; i = i + 1)
59
           Q[i] = 0;
60
61
           front = 0;
62
           rear = 0;
63
           avail = 0;
           empty = 1;
65
           full = 0;
66
         end
67
         else
68
         begin
69
           if (en_in)
           begin
71
               if (!avail[front])
72
               begin
73
                   Q[front] = in;
74
                   avail[front] = 1;
75
                   front = (front + 1) % 8;
76
               end
77
78
               out = in;
79
           end
80
81
           if (en_out)
           begin
83
               if (avail[rear])
84
               begin
85
                   out = Q[rear];
86
                   Q[rear] = 0;
                   avail[rear] = 0;
                   rear = (rear + 1) % 8;
               end
90
91
           end
92
           if (avail == 8'b11111111)
94
           full = 1;
95
           else
96
           full = 0;
97
98
           if (avail == 8'b00000000)
           empty = 1;
100
           else
101
           empty = 0;
102
103
         end
       end
104
105
106
       reg [3:0] num;
107
```

```
wire [6:0] seg0[7:0];
108
       reg [12:0] count ;
109
       reg clk1;
110
111
       BCD27 BO(Q[0],seg0[0]);
112
       BCD27 B1(Q[1],seg0[1]);
113
       BCD27 B2(Q[2],seg0[2]);
114
       BCD27 B3(Q[3],seg0[3]);
115
       BCD27 B4(Q[4],seg0[4]);
116
       BCD27 B5(Q[5],seg0[5]);
117
       BCD27 B6(Q[6],seg0[6]);
118
       BCD27 B7(Q[7],seg0[7]);
119
120
       initial
121
       begin
122
       an<=8'b11111111;
123
       clk1 <= 0;
124
       num <= 0;
125
       count<=0;
126
       end
127
128
       always@(posedge clk5MHZ)
129
           if(count>=13'd1999)
130
           begin
131
               clk1<=~clk1;
132
               count=13'b0;
133
               num = (num+1)\%8;
134
           end
135
           else
136
           count=count+1;
137
       always@*
139
       case(num)
140
           0:begin
141
               an <=8'b11111110;
142
               seg<=seg0[0];
143
               if (!avail[0])
               seg<=7'b1111111;
145
146
               if (rear == 0)
147
               dp \le 0;
148
               else
149
               dp \le 1;
             end
151
           1:begin
152
               an <=8'b11111101;
153
               seg<=seg0[1];
154
               if (!avail[1])
155
               seg<=7'b1111111;
156
157
               if (rear == 1)
158
```

```
159
                dp \le 0;
                else
160
                dp \le 1;
161
              end
162
            2:begin
163
                an <=8'b11111011;
164
                seg<=seg0[2];
165
                if (!avail[2])
166
                seg<=7'b1111111;
167
168
                if (rear == 2)
169
                dp \le 0;
170
                else
171
                dp <= 1;
172
              end
173
            3:begin
174
                an <=8'b11110111;
175
                seg<=seg0[3];
176
                if (!avail[3])
177
                seg<=7'b1111111;
178
179
                if (rear == 3)
180
                dp \ll 0;
181
                else
182
                dp \le 1;
183
              end
            4:begin
185
                an <=8'b11101111;
186
                seg <= seg0[4];
187
                if (!avail[4])
188
                seg<=7'b1111111;
190
                if (rear == 4)
191
                dp \le 0;
192
                else
193
                dp \le 1;
194
              end
            5:begin
196
                an <=8'b11011111;
197
                seg<=seg0[5];
198
                if (!avail[5])
199
                seg<=7'b1111111;
200
201
                if (rear == 5)
202
                dp \le 0;
203
                else
204
                dp \le 1;
205
              end
206
            6:begin
207
                an <=8'b10111111;
208
                seg<=seg0[6];
209
```

```
if (!avail[6])
210
            seg<=7'b1111111;
211
212
            if (rear == 6)
213
            dp \le 0;
214
            else
215
            dp <= 1;</pre>
216
          end
        7:begin
218
            an <=8'b01111111;
219
            seg <= seg0[7];
220
            if (!avail[7])
221
            seg<=7'b1111111;
222
            if (rear == 7)
224
            dp \le 0;
225
            else
226
            dp \le 1;
227
          end
228
     endcase
229
230 endmodule
                             Listing 9: FIFO_tb.v
 1 `timescale 1ns / 1ps
 2 //
      3 // Company:
 4 // Engineer:
 5 //
 6 // Create Date: 2019/04/10 01:54:04
 7 // Design Name:
 8 // Module Name: FIFO_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
      21
22
23 module FIFO_tb;
     reg en_out;
24
```

```
reg [3:0] in;
      reg en_in;
26
      reg rst;
27
      reg clk;
28
      reg qclk;
29
      wire [7:0] an;
30
      wire [7:0] seg;
      wire dp;
      wire [3:0] out;
      wire empty;
34
      wire full;
35
      wire [7:0]avail;
36
      wire [3:0]front;
      wire [3:0]rear;
      wire [31:0] Q;
39
      wire [3:0] num;
40
      wire [12:0] count;
41
      initial clk<=0;</pre>
      always #0.5 clk<=~clk;</pre>
      initial qclk<=0;</pre>
^{45}
      always #5 qclk<=~qclk;</pre>
46
47
      initial
      begin
        rst = 1;
        #10 rst = 0;
51
        #10 \text{ rst} = 1;
52
        #10 rst = 0;
53
54
        #10 en_in <= 1;
             in <= 9;
        #10 en_in <= 1;
57
             in <= 4;
58
        #20 en_in <= 0;
59
             en_out <= 1;
60
61
      end
62
63
      FIFO DUT (en_out,in,en_in,rst,clk,qclk,an,
64
                 seg, dp, out, empty, full, avail, front,
65
                 rear,Q,num,count);
67 endmodule
```