

COD_LAB1 运算器的实现

黄业琦 PB17000144

March 22, 2019

1 实验目的

1.1 实现运算器

Verilog 实现算术逻辑单元 ALU

s: 功能选择。加、减、与、或、非、异或等运算

a, b: 两操作数。对于减运算, a 是被减数; 对于非运算, 操作数是 a

y: 运算结果。和、差……

f: 标志。进位/借位、溢出、零标志




Figure 1: ALU

1.2 Fibonacci 数列

求给定两个初始数的斐波拉契数列（结果从同一端口分时输出）。

1.3 求多个数的累加和

求多个数的累加和（来自同一端口分时输入）。

2 实验环境

Linux 下编程调试和仿真，使用 IVerilog, GtkWave 系列工具。

Windows 下用于生成比特流文件，使用 Vivado 2018.2, Verilog HDL

所有下载均在 Nexsy4-DDR 实验板完成

3 逻辑设计

3.1 ALU 设计

目前 ALU 只实现了 6 个功能：4 个逻辑运算和 2 个算术运算。

对于逻辑运算，不可能产生进位、溢出等问题。

算术运算考虑方法为：溢出位为直接加考虑，进位/借位考虑需要用异或实现，详细见附录代码。

3.2 Fibonacci 设计和累计求和

我们需要额外多加 register 用于保存中间结果（老师毙掉了我想使用 *inout* 接口 + 外设输入的想法，但最后一周我还是会这么玩的）

4 仿真截图




Figure 2: ALU_sim




Figure 3: Fibonacci_sim




Figure 4: Adder_sim

5 性能评测截图




Figure 5: ALU_Performance1




Figure 6: Adder_sim




Figure 7: Fibo_Performance1




Figure 8: Fibo_Performance2




Figure 9: Adder_Performance1




Figure 10: Adder_Performance2

6 实验代码

6.1 ALU 实现代码

Listing 1: DEFINE.v

```

1 `define EXE_ORI 3'b001 //OR
2 `define EXE_AND 3'b010 //AND
3 `define EXE_NOT 3'b011 //NOT

```

```

4 `define EXE_XOR 3'b100 //XOR
5
6 `define EXE_ADD 3'b101 //ADD
7 `define EXE_SUB 3'b110 //SUB
8
9 `define EXE_NOP 3'b000 //EMPTY
10
11 `define OPERAND_LIM 5
12 `define OPERAND_BUS 5:0
13 `define OPECODE_BUS 2:0

```

Listing 2: ALU.v

```

1 `timescale 1ns / 1ps
2
3 `include "DEFINE.v"
4
5 module ALU (
6     input  clk,
7     input  rst,
8     input  [`OPECODE_BUS] OP,
9     input  [`OPERAND_BUS] A,
10    input  [`OPERAND_BUS] B,
11    output reg [`OPERAND_BUS] C,
12    output reg [`OPECODE_BUS] F
13 );
14
15    always @(posedge clk or posedge rst) begin
16        if (rst) begin
17            C = 0;
18            F = 0;
19        end
20        else
21            begin
22                case (OP)
23                    F = 0;
24                    `EXE_ORI: begin C = A | B; end
25                    `EXE_AND: begin C = A & B; end
26                    `EXE_NOT: begin C = ~ A ; end
27                    `EXE_XOR: begin C = A ^ B; end
28                    `EXE_ADD: begin {F[2],C} = A + B; end
29                    `EXE_SUB: begin {F[2],C} = A - B; end
30                endcase
31
32                F[0] = (C == 0);
33                if (OP==`EXE_ADD || OP==`EXE_SUB)
34                    F[1] = A[`OPERAND_LIM] ^ B[`OPERAND_LIM] ^ C[`OPERAND_LIM] ^ F[2];
35                else
36                    F[1] = 0;
37            end
38        end
39    endmodule

```

Listing 3: ALU_tb.v

```

1  `timescale 1ns / 1ps
2
3  `include "DEFINE.v"
4
5  module ALU_tb (
6      );
7
8      reg CLOCK_50;
9      reg rst;
10
11     reg  [`OPECODE_BUS] OP;
12     reg  [`OPERAND_BUS] A;
13     reg  [`OPERAND_BUS] B;
14     wire [`OPERAND_BUS] C;
15     wire [`OPECODE_BUS] F;
16
17     initial begin
18         CLOCK_50 = 1'b0;
19         forever #10 CLOCK_50 = ~CLOCK_50;
20     end
21
22     initial begin
23         rst = 0;
24         #100 rst = 1;
25         #10  rst = 0;
26         #20 OP = `EXE_ORI; A = 6'b01000; B = 6'b00111;
27         #20 OP = `EXE_AND; A = 6'b01000; B = 6'b00111;
28         #20 OP = `EXE_ADD; A = 6'b01000; B = 6'b111111;
29         #20 OP = `EXE_ADD; A = 6'b000000; B = 6'b000000;
30         #20 OP = `EXE_SUB; A = 6'b01000; B = 6'b110111;
31         #20 $stop;
32     end
33
34     ALU aluer(
35         .clk(CLOCK_50),
36         .rst(rst),
37         .OP(OP),
38         .A(A),
39         .B(B),
40         .C(C),
41         .F(F)
42     );
43 endmodule

```

6.2 Fibonacci 实现代码

Listing 4: DEFINE.v

```
1 `define EXE_ORI 3'b001 //OR
2 `define EXE_AND 3'b010 //AND
3 `define EXE_NOT 3'b011 //NOT
4 `define EXE_XOR 3'b100 //XOR
5
6 `define EXE_ADD 3'b101 //ADD
7 `define EXE_SUB 3'b110 //SUB
8
9 `define EXE_NOP 3'b000 //EMPTY
10
11 `define OPERAND_LIM 5
12 `define OPERAND_BUS 5:0
13 `define OPCODE_BUS 2:0
```

Listing 5: ALU.v

```
1 `timescale 1ns / 1ps
2
3 `include "DEFINE.v"
4
5 module ALU (
6     input  [`OPCODE_BUS] OP,
7     input  [`OPERAND_BUS] A,
8     input  [`OPERAND_BUS] B,
9     output reg [`OPERAND_BUS] C
10 );
11
12     always @* begin
13         case (OP)
14             `EXE_ORI: begin C <= A | B; end
15             `EXE_AND: begin C <= A & B; end
16             `EXE_NOT: begin C <= ~ A ; end
17             `EXE_XOR: begin C <= A ^ B; end
18             `EXE_ADD: begin C <= A + B; end
19             `EXE_SUB: begin C <= A - B; end
20         endcase
21     end
22 endmodule
```

Listing 6: Fibonacci.v

```
1 `timescale 1ns / 1ps
2
3 module Fibonacci (
4     input clk,
5     input rst,
6     input [`OPERAND_BUS] A,
7     input [`OPERAND_BUS] B,
8     output reg [`OPERAND_BUS] C
```

```

9      );
10     reg [`OPERAND_BUS] TMP1,TMP2;
11     reg [`OPECODE_BUS] ADD;
12     reg [`OPERAND_BUS] AT;
13     reg [`OPERAND_BUS] BT;
14     wire [`OPERAND_BUS] CT;
15
16
17     always @* AT <= TMP1;
18     always @* BT <= TMP2;
19     initial ADD = `EXE_ADD;
20
21     ALU ALUER(ADD,AT,BT,CT);
22     always @(posedge clk or posedge rst) begin
23         if (rst) begin
24             TMP1 <= A;
25             TMP2 <= B;
26         end
27         else
28         begin
29             TMP1 <= TMP2;
30             TMP2 <= CT;
31         end
32     end
33
34     always @*
35     C <= CT;
36 endmodule

```

Listing 7: Fibo_tb.v

```

1     `timescale 1ns / 1ps
2
3     `include "DEFINE.v"
4
5     module Fibo_tb (
6     );
7
8     reg CLOCK_50;
9     reg rst;
10
11     reg  [`OPECODE_BUS] OP;
12     reg  [`OPERAND_BUS] A;
13     reg  [`OPERAND_BUS] B;
14     wire  [`OPERAND_BUS] C;
15
16     initial begin
17         CLOCK_50 = 1'b0;
18         forever #10 CLOCK_50 = ~CLOCK_50;
19     end
20
21     initial begin

```



```
22         A = 6'b01;
23         B = 6'b10;
24         rst = 0;
25         #100 rst = 1;
26         #10  rst = 0;
27
28         #500 $stop;
29     end
30
31     Fibonacci F(
32         .clk(CLOCK_50),
33         .rst(rst),
34         .A(A),
35         .B(B),
36         .C(C)
37     );
38 endmodule
```

6.3 累加器实现代码

Listing 8: DEFINE.v

```

1  `define EXE_ORI 3'b001 //OR
2  `define EXE_AND 3'b010 //AND
3  `define EXE_NOT 3'b011 //NOT
4  `define EXE_XOR 3'b100 //XOR
5
6  `define EXE_ADD 3'b101 //ADD
7  `define EXE_SUB 3'b110 //SUB
8
9  `define EXE_NOP 3'b000 //EMPTY
10
11 `define OPERAND_LIM 5
12 `define OPERAND_BUS 5:0
13 `define OPCODE_BUS 2:0

```

Listing 9: ALU.v

```

1 `timescale 1ns / 1ps
2
3 `include "DEFINE.v"
4
5 module ALU (
6     input  [`OPECODE_BUS] OP,
7     input  [`OPERAND_BUS] A,
8     input  [`OPERAND_BUS] B,
9     output reg [`OPERAND_BUS] C
10 );
11
12     always @* begin
13         case (OP)
14             `EXE_ORI: begin C <= A | B; end
15             `EXE_AND: begin C <= A & B; end
16             `EXE_NOT: begin C <= ~ A ; end
17             `EXE_XOR: begin C <= A ^ B; end
18             `EXE_ADD: begin C <= A + B; end
19             `EXE_SUB: begin C <= A - B; end
20         endcase
21     end
22 endmodule

```

Listing 10: Adder.v

```
1 `timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 21:47:04
7 // Design Name:
8 // Module Name: Adder
```

```

 9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module Adder(
24     input clk,
25     input rst,
26     input [5:0] A,
27     output reg [5:0] B
28 );
29
30     reg [`OPERAND_BUS] TMP;
31     reg [`OPECODE_BUS] ADD;
32     reg [`OPERAND_BUS] T;
33     wire [`OPERAND_BUS] CT;
34
35     always @* T <= TMP;
36     initial ADD = `EXE_ADD;
37
38     ALU ALUER(ADD,A,TMP,CT);
39     always @(posedge clk or posedge rst) begin
40         if (rst) begin
41             TMP = 0;
42         end
43         else
44         begin
45             TMP = CT;
46         end
47     end
48
49     always @*
50     B <= CT;
51 endmodule

```

Listing 11: Adder_tb.v

```

1 `timescale 1ns / 1ps
2 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 2019/03/23 21:53:28

```

```

7 // Design Name:
8 // Module Name: Adder_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22 `include "DEFINE.v"
23
24 module Adder_tb (
25     );
26
27     reg CLOCK_50;
28     reg rst;
29
30     reg [`OPECODE_BUS] OP;
31     reg [`OPERAND_BUS] A;
32     wire [`OPERAND_BUS] B;
33
34     initial begin
35         CLOCK_50 = 1'b0;
36         forever #10 CLOCK_50 = ~CLOCK_50;
37     end
38
39     initial begin
40         A = 6'b01;
41
42         rst = 0;
43         #100 rst = 1;
44         #10 rst = 0;
45         #20 A = 6'b01;
46         #20 A = 6'b11;
47         #20 A = 6'b10;
48         #20 A = 6'b01;
49         #20 A = 6'b11;
50         #20 A = 6'b10;
51         #20 A = 6'b11;
52         #20 A = 6'b10;
53         #100 $stop;
54     end
55
56     Adder Add(
57         .clk(CLOCK_50),

```

```
58     .rst(rst),  
59     .A(A),  
60     .B(B)  
61 );  
62 endmodule
```

7 实验总结

本次试验总体算比较顺利的，中途有一处问题，再 Fibonacci 数列试验中，直接用了前一个实验的 ALU 部件，倒置 clk 和 rst 没有删去，倒置在加法时多跑了一个时间周期，出现了问题，以后需要注意。最终是重写了简单版的 ALU 模块替换解决了问题。