COD_LAB6 综合实验——流水线和总线设计

黄业琦 PB17000144

May 7, 2019

Contents

1	实验目的	2
2	数字密码锁介绍	2
3	实验环境	2
4	数字密码锁代码 4.1 Origin Code Draft 4.2 MIPS Origin 4.3 MIPS Final	2 2 5 11
5	CPU 指令集设计	13
6	模块设计 6.1 IF 模块 6.2 ID 模块 6.3 分支检测 (Branch Test) 6.4 寄存器堆 6.5 冒险检测 (Hazard Detector) 6.6 EX 模块	14 14 15 16 16 16
7	寄存器设计	17
8	冒险处理方法 8.1 类别——对应课本 RAW 类型数据冒险 8.1.1 情况一 8.1.2 情况二 8.1.3 情况三 8.2 类别二—对应课本 stall 方法 8.3 类别三——分支预测	17 18 19 19 19 20
9	代码	20
10	性能评测	38

1 实验目的

我们之前的实验里面我们实现了多周期的 CPU,本次实验我们需要设计流水线 CPU,此外,我们还设计了总线和其他组件。增设了 IO 设备,Input 设备为开关,Output 设备为数码管。最后我们再我们的 pipeline-CPU 中运行一个简单的应用。本次实验选择了实现数字密码锁的功能。

2 数字密码锁介绍

密码锁设置为 8 位,操作由上下左右键控制。按 reset 键重启输入。输入方法为:按上下键调整数值大小,左右键控制操作位置。长按 reset 可以修改密码。密码输入错误后四个 LED 亮,成功前四个 LED 亮,其余的 8 个 LED 用于计时,8 个 LED 全部熄灭时表示时间终止。

3 实验环境

- Linux 下编程调试和仿真, 使用 IVerilog, GtkWave 系列工具。
- Windows 下用于生成比特流文件,使用 Vivado 2018.2, Verilog HDL。
- 所有下载均在 Nexsy4-DDR 实验板完成。
- 优秀的代码风格和规范的代码格式也很重要,本次实验借助 Vscode 的 verilogformat 插件进行整理代码的工作。
- 汇编、C 等非 Verilog 均在 Vscode 下编程, GNU 库更新至 2019.5.16 最新。
- 获取 MIPS 的 machine code 转换采用李老师教学主页提供的 MIPS-sim 工具实现。

4 数字密码锁代码

4.1 Origin Code Draft

下面的代码仅作为参考,作为我们的思路代码。

Listing 1: lock.v

2

[#]include <stdio.h>

```
3 int main()
4 {
      int input[8];
      int password[8];
      int success;
      int i;
      for (i = 0; i < 8; i++)</pre>
10
11
          password[i] = i + 1;
12
          input[i] = 0;
13
14
      int bitsselect = 0;
      int nxt, nxt_delay;
17
      int prv, prv_delay;
18
      int inc, inc_delay;
19
      int dec, dec_delay;
20
      int rst, rst_delay;
22
      int wait = 0;
23
      int tag = 0;
24
      int time_count;
25
26
      int rst_count;
27
      nxt = 0;
28
      prv = 0;
29
      inc = 0;
30
      dec = 0;
31
      nxt_delay = 0;
32
      prv_delay = 0;
      inc_delay = 0;
34
      dec_delay = 0;
35
36
      for (;;)
37
38
          if (nxt_delay == 0 && nxt == 1)
              bitsselect = bitsselect == 7 ? 7 :bitsselect + 1;
40
41
          if (prv_delay == 0 && prv == 1)
42
              bitsselect = bitsselect == 0 ? 0 :bitsselect - 1;
43
          if (inc_delay == 0 && inc == 1)
              input[bitsselect] = (input[bitsselect] + 1) % 10;
46
47
          if (dec_delay == 0 && dec == 1)
48
              input[bitsselect] = (input[bitsselect] + 9) % 10;
49
50
          if (rst == 1)
51
          {
52
              for (i = 0; i < 8; i++)</pre>
53
```

```
input[i] = 0;
54
               bitsselect = 0;
           }
56
57
           if (rst == 1)
58
               rst_count++;
59
           else
60
               rst_count = 0;
           if (rst_count > 20000000)
63
           {
64
               for (i = 0; i < 8; i++)</pre>
65
                   password[i] = input[i];
66
           }
68
           int flag = 1;
69
70
           for (i = 0; i < 7; i++)</pre>
71
               if (input[i] != password[i])
74
                   flag = 0;
75
                   break;
76
               }
77
           }
           if (flag)
80
               success = 1;
81
           else
82
               success = 0;
83
           wait++;
           if (success)
87
88
               wait = 10000000;
89
               while (wait--)
               {
91
92
               tag = 1;
93
               success = 0;
94
               for (i = 0; i < 8; i++)</pre>
95
                   input[i] = 0;
           }
97
           else
98
99
               if (wait > 600000000)
100
               {
101
                   tag = 0;
102
                   wait = 10000000;
103
                   while (wait--)
104
```

```
105 {
106 }
107 }
108 }
109 
110 time_count = (127 >> ((600000000 - wait) / (600000000 / 8)));
111 }
112 }
```

C 的代码当然不是最终需要的版本,我们之后再汇编的时候还需要微微调整。比如我们的输入方式就比较特殊,是 IO+ 总线的方式输入的,所以程序中并不可以加 scanf 进行输入。我们再后面的汇编代码中会做更加细致的调整。

4.2 MIPS Origin

相关的 MIPS 代码我们使用相关工具,在C to MIPS网站上输入相关代码,我们就可以进行转换。最终得到:

```
1 ""
   . file
        .section .mdebug.abi32
        .previous
                  legacy
        . nan
       . module fp=32
       . module nooddspreg
       .abicalls
        . text
                  2
        . align
        .globl
                  main
                  nomips16
        .set
11
                  nomicromips
        .set
       .ent
                  main
13
                  main, @function
       .type
14
  main:
15
                                      \# \text{ vars} = 128, \text{ regs} = 1/0, \text{ args} = 0, \text{ gp} = 8
        . frame
                  $fp,144,$31
16
                  0x40000000, -4
        . \, mask
17
                  0 \times 000000000,
       . fmask
18
       .set
                  noreorder
19
       .set
                  nomacro
       addiu
                  21
             $fp,140($sp)
                  $fp,$sp
       move
23
            $0,12($fp)
       \mathbf{s}\mathbf{w}
24
             L2
25
                  $31,$31,$0
       movz
26
       nop
27
28
  $L3:
29
       lw
             $2,12($fp)
30
       nop
31
                  $3,$2,1
       addiu
32
             $2,12($fp)
33
       1w
       nop
34
```

```
s11 $2,$2,2
       addiu
                 $4,$fp,8
36
       addu
                 $2,$4,$2
37
       \mathbf{s}\mathbf{w}
            $3,92($2)
       lw $2,12($fp)
39
       nop
40
        s11 $2,$2,2
41
       addiu $3,$fp,8
       addu
                 $2,$3,$2
43
       sw $0,60($2)
44
            $2,12($fp)
       lw
45
46
       nop
       addiu
               $2,$2,1
47
       sw $2,12($fp)
48
  $L2:
49
            $2,12($fp)
       1w
       nop
51
       slt $2,$2,8
52
       bne $2,$0,$L3
53
       nop
54
            $0,16($fp)
       \mathbf{s}\mathbf{w}
56
            $0,20($fp)
       \mathbf{s}\mathbf{w}
       \mathbf{s}\mathbf{w}
            $0,28($fp)
58
       sw
            $0,32($fp)
59
            $0,36($fp)
       sw
60
            $0,40($fp)
       sw
            $0,44($fp)
62
       sw
            $0,48($fp)
       sw
63
            $0,52($fp)
       sw
64
            $0,56($fp)
       sw
            $0,60($fp)
66
       sw
  L27:
67
       lw
            $2,48($fp)
68
       nop
       bne $2,$0,$L4
70
       nop
71
72
            $3,32($fp)
       lw
       l i
            $2,1
                                \# 0x1
74
       bne $3,$2,$L4
75
       nop
76
77
       lw $3,16($fp)
78
       li $2,7
                                # 0x7
79
       beq $3,$2,$L5
80
81
       nop
82
            $2,16($fp)
       lw
83
       nop
84
       addiu
                 $2,$2,1
85
       b
            $L6
86
       nop
87
88
  $L5:
89
90
       li
            $2,7
                               \# 0x7
91 $L6:
      sw $2,16($fp)
```

```
93 $L4:
             $2,52($fp)
        lw
94
        nop
95
        bne $2,$0,$L7
96
97
        nop
98
             3,36(fp)
        1w
99
             $2,1
                                  # 0x1
        li
100
        bne $3,$2,$L7
101
        nop
102
103
        lw
             $2,16($fp)
104
105
        nop
        beq $2,$0,$L8
106
        nop
107
             $2,16($fp)
        lw
109
        nop
110
        addiu
                   \$2,\$2,-1
111
              L9
        b
112
        nop
113
114
   $L8:
115
        move
                   $2,$0
116
   $L9:
117
        sw $2,16($fp)
118
   $L7:
119
        lw $2,56($fp)
120
        nop
121
        \textcolor{red}{\mathbf{bne}} \hspace{0.2cm} \$2 \hspace{0.1cm}, \$0 \hspace{0.1cm}, \$ \mathtt{L} 10
122
        nop
123
124
        lw
             $3,40($fp)
125
             $2,1
        li
                                  # 0x1
126
        bne $3,$2,$L10
127
128
        nop
129
        lw $2,16($fp)
130
131
        nop
         s11 $2,$2,2
        addiu $3,$fp,8
133
        addu
                   $2,$3,$2
134
        lw $2,60($2)
135
        nop
136
        addiu
                  $3,$2,1
137
        li $2,10
                                  # 0xa
138
        bne $2,$0,1 f
139
        div $0,$3,$2
140
        break
                  7
141
   1:
142
        mfhi
                  $2
143
               $4,$2
        move
144
        lw $2,16($fp)
145
        nop
146
        s11 $2,$2,2
147
        addiu $3,$fp,8
148
        addu
                   $2,$3,$2
149
        sw $4,60($2)
```

```
151 $L10:
               $2,60($fp)
         lw
152
         nop
153
         bne $2,$0,$L11
154
         nop
156
               3,44(fp)
         lw
157
               $2,1
                                     # 0x1
         l i
158
         bne $3,$2,$L11
159
         nop
160
161
              $2,16($fp)
         lw
162
163
         nop
         s11 \$2, \$2, 2
164
         addiu
                    $3,$fp,8
165
         addu
                    $2,$3,$2
         lw $2,60($2)
167
         nop
168
         addiu
                    $3,$2,9
169
              $2,10
         l i
                                     # 0xa
170
         \textcolor{red}{\mathbf{bne}} \hspace{0.2cm} \$2 \hspace{0.1cm}, \$0 \hspace{0.1cm}, 1 \hspace{0.1cm} \mathbf{f}
171
         div $0,$3,$2
172
         break
                    7
173
174
    1:
         mfhi
                    $2
175
                    $4,$2
         move
176
         lw $2,16($fp)
177
178
         nop
         \frac{11}{2} $2,$2,2
179
         addiu $3,$fp,8
180
         addu
                    \$2,\$3,\$2
181
         sw $4,60($2)
182
   $L11:
183
         lw
              $3,64($fp)
184
               $2,1
                                     # 0x1
         li
185
         bne $3,$2,$L12
186
         nop
187
188
               $0,12($fp)
189
         \mathbf{s}\mathbf{w}
         b
               $L13
190
         nop
191
192
   $L14:
193
         lw
              $2,12($fp)
194
         nop
195
         s11 \$2, \$2, 2
196
         addiu
                    $3,$fp,8
197
         addu
                    $2,$3,$2
198
               $0,60($2)
         sw
199
         1w
               $2,12($fp)
200
         nop
201
         addiu
                   $2,$2,1
202
              $2,12($fp)
         \mathbf{s}\mathbf{w}
203
   $L13:
204
               $2,12($fp)
205
         lw
         nop
206
         slt $2,$2,8
207
         bne $2,$0,$L14
```

```
209
        nop
210
              $0,16($fp)
        \mathbf{s}\mathbf{w}
211
   $L12:
212
              $2,1
                                  # 0x1
213
         l i
             2,24(fp)
        sw
214
             $0,12($fp)
        sw
215
              L15
        b
216
        nop
217
218
   $L18:
219
        lw $2,12($fp)
220
221
        nop
         s11 \$2, \$2, 2
222
        addiu $3,$fp,8
223
        addu
                   $2,$3,$2
        lw $3,60($2)
225
        1w
             $2,12($fp)
226
        nop
227
         s11 $2,$2,2
228
                  $4,$fp,8
        \operatorname{addiu}
229
        addu
                   $2,$4,$2
230
        lw $2,92($2)
231
232
        nop
        beq $3,$2,$L16
233
        nop
234
235
             $0,24($fp)
236
        \mathbf{sw}
        b
              $L17
237
        nop
238
   $L16:
240
        lw
             $2,12($fp)
241
        nop
242
        addiu
                   $2,$2,1
243
        sw $2,12($fp)
244
   $L15:
245
        lw
             $2,12($fp)
246
247
        nop
         slt $2,$2,7
248
        bne $2,$0,$L18
249
        nop
250
251
   $L17:
252
        lw
             $2,24($fp)
253
        nop
254
        beq $2,$0,$L19
255
        nop
256
257
                                  # 0x1
         li
              $2,1
258
             $2,8($fp)
        sw
259
        b
              $L20
260
        nop
261
   $L19:
263
        \mathbf{s}\mathbf{w}
             $0,8($fp)
264
265 $L20:
             $2,20($fp)
       lw
```

```
267
         nop
         addiu
                    $2,$2,1
268
               $2,20($fp)
         \mathbf{sw}
269
               $2,8($fp)
         lw
270
         nop
271
         beq $2,$0,$L21
272
         nop
273
274
               $2,9961472
                                           \# 0x980000
         l i
275
         ori $2,$2,0x9680
276
               $2,20($fp)
         sw
277
278
         nop
   $L22:
279
         lw
               $2,20($fp)
280
         nop
281
                    \$3,\$2,-1
         addiu
               $3,20($fp)
283
         bne $2,$0,$L22
284
         nop
285
286
         l i
               $2,1
                                     \# 0x1
287
               2,28(fp)
         \mathbf{s}\mathbf{w}
288
289
         \mathbf{s}\mathbf{w}
               $0,8($fp)
         \mathbf{s}\mathbf{w}
               $0,12($fp)
290
         b
               $L23
291
         nop
292
293
   L24:
294
         lw
               $2,12($fp)
295
         nop
296
         \frac{11}{2} $2,$2,2
297
         addiu
                    $3,$fp,8
298
         addu
                    $2,$3,$2
299
               $0,60($2)
         \mathbf{s}\mathbf{w}
300
               $2,12($fp)
         lw
301
         nop
302
         addiu
                    $2,$2,1
303
               $2,12($fp)
         \mathbf{s}\mathbf{w}
304
   L23:
305
         lw
               $2,12($fp)
306
         nop
307
         slt $2,$2,8
308
         bne $2,$0,$L24
309
         nop
310
311
         b
               $L27
312
313
         nop
314
   $L21:
315
         1w
               $3,20($fp)
316
               $2,599982080
                                                # 0x23c30000
         li
317
         ori $2,$2,0x4601
318
         slt $2,$3,$2
319
         bne $2,$0,$L27
320
321
         nop
322
               $0,28($fp)
         sw
323
               $2,9961472
                                         \# 0x980000
         l i
```

```
325
            ori $2,$2,0x9680
                  $2,20($fp)
326
           sw
           nop
327
    L26:
328
                  $2,20($fp)
           lw
329
           nop
330
           addiu
                         \$3,\$2,-1
331
           \mathbf{s}\mathbf{w}
                  $3,20($fp)
332
           \textcolor{red}{\mathbf{bne}} \hspace{0.2cm} \$2 \hspace{0.1cm}, \$0 \hspace{0.1cm}, \$ \mathsf{L} 26
333
           nop
334
335
           b
                  $L27
336
           nop
337
338
            .set
                         macro
339
                          reorder
            .set
            . end
                         main
341
            .size
                         main, .-main
342
                         "GCC: (Ubuntu5.4.0-6\,\mathrm{ubuntu1} \!\sim\! 16.04.9\,) \ 5.4.0 \ 20160609"
            .ident
```

Listing 2: lock.v

显然,代码太长了。

4.3 MIPS Final

当然上面的代码显得还是国语臃肿和累赘,我们为了简化代码,网上找到了相关优化 开关: Better MIPS

```
1 ","
  . file
        . section . mdebug.abi32
       .previous
                  legacy
        . nan
        . module fp=32
        .module nooddspreg
        .abicalls
        .\,section
                        .text.startup, "ax", @progbits
        . align
9
        .globl
                  main
                  nomips16
        .\,\mathrm{set}
11
        .set
                  nomicromips
12
        .ent
                  main
13
                  main, @function
        .type
14
  main:
15
                                       \# \text{ vars} = 64, \text{ regs} = 0/0, \text{ args} = 0, \text{ gp} = 8
16
        . frame
                  $sp,72,$31
        . \, mask
                  0 \times 000000000,
17
        . fmask
                  0 \times 000000000,
18
                  noreorder
        .set
19
                  nomacro
        .set
20
                  sp, sp, -72
       addiu
21
       addiu
                  $4,$sp,8
22
       addiu
                  $3,$sp,40
23
                  $2,$0
       move
       move
                  $9,$4
25
                  $31,$31,$0
       movz
26
```

```
move $5,$3
                          # 0x8
      li $6,8
28
  $L2:
29
      addiu
              $2,$2,1
30
      sw $2,0($4)
31
      sw $0,0($3)
32
      addiu $4,$4,4
33
      bne $2,$6,$L2
34
      addiu $3,$3,4
35
36
      li $4,599982080
                                  # 0x23c30000
37
      move $3,$0
      li $10,1
li $8,32
                           # 0x1
39
                           # 0x20
40
      li $11,28
                           # 0x1c
41
      addiu $4,$4,17921
                         # 0x980000
      li $12,9961472
43
  $L3:
44
  L21:
45
      beq $10,$0,$L6
46
      move $2,$0
47
48
      b $L22
49
      addu $7,$5,$2
50
51
  $L6:
52
              $6,$5,$2
      addu
53
      addiu $2,$2,4
54
      bne $2,$8,$L6
      sw $0,0($6)
56
      b $L5
58
      move $2,$0
59
60
  L5:
61
      addu
              $7,$5,$2
62
  L22:
63
      addu $6,$9,$2
64
      lw $7,0($7)
      lw $6,0($6)
66
      nop
67
      bne $7,$6,$L8
68
69
      nop
70
      addiu $2,$2,4
71
      bne $2,$11,$L22
72
      addu
              $7,$5,$2
73
74
              $2,$0
      move
75
  $L9:
76
      addu
              $3,$5,$2
77
      addiu $2,$2,4
78
      bne $2,$8,$L9
79
      sw $0,0($3)
80
81
      b
          L3
82
                         # 0xffffffffffffffff
      li $3,-1
83
```

```
85 $L8:
        addiu
                 $3,$3,1
86
        slt $6,$3,$4
        bne $6,$0,$L3
88
        ori $2,$12,0x9681
89
90
        addiu
                 \$2,\$2,-1
91
   $L23:
        bne $2,$0,$L23
93
        addiu
                 $2,$2,-1
94
95
        addiu
                 $2,$2,1
96
            $L21
97
                                # 0 x f f f f f f f f f f f f f f f
        1 i
            \$3, -1
98
99
                 macro
        .set
        .set
                  reorder
101
                 main
        . end
102
        .size
                 main, .-main
103
                  "GCC: (Ubuntu 5.4.0-6ubuntu1~16.04.9) 5.4.0 20160609"
        .ident
```

Listing 3: lock.v

最后我们还需要将代码段和数据段分离,选择合适的数据内存位置进行 IO 的分配。存入我们的 COE 文件中,即可进行生成。

5 CPU 指令集设计

本次设计的指令集再上次实验中新增了一些其他指令,扩展 MIPS 指令至 36 条基本指令。

新扩展指令集为:

• R-type:

type1: ADD, ADDU, SUB, SUBU

type1: AND, OR, NOR, XOR

type1: SLT, SLTU, SLLV, SRLV, SRAV

type2: SLL, SRL, SRA

JR

• J-type:

J

• I-type:

type1: ADDI, ADDIU, ANDI, ORI, XORI, SLTI, SLTIU

Branch: BEQ, BNE, BGEZ, BGTZ, BLEZ, BLTZ

LW, LH, LB

SW

6 模块设计

总设计图参考 PH Processor 设计。




Figure 1: Pipeline

接下来我们依次介绍五级流水的设计结构。

6.1 IF 模块

IF 模块中, 我们根据 PC 取对应指令, 并设置下一阶段的 PC 的值。

信号	选择
{JR,J,Z}=100	JR 地址
{JR,J,Z}=010	J地址
{JR,J,Z}=001	Branch 地址
${\rm JR,J,Z} = 000$	PC+4

Table 1: PC 信号选择

6.2 ID 模块

解析指令的操作码,产生各种控制信号。流水线冒险检测也在 ID 级进行,冒险检测电路需要上一条指令的 MemRead,在检测到冒险条件成立时,冒险检测电路产生 stall 信号, 清空 ID/EX 寄存器, 插入一个流水线气泡。

我们的控制信号也在这里进行处理。我们相关信号有:(参考代码 Decode.v)

• RegWrite 是否写寄存器

真条件: opcode 为 LW, R-type1, R-type2, I-type1

• RegDst 目标寄存器是 rt 还是 rd

rd(RegDst=1): R-type1, R-type2

rt(RegDst=0): LW, I-type1

• MemWrite 是否写数据存储器

真条件: opcode 为 LW

• MemRead 是否读数据存储器

真条件: opcode 为 SW

• MemtoReg 写寄存器的数据来自 Mem 还是 ALU

ALU(MmetoReg=0): R-type1, R-type2, I-type1

Mem(MemtoReg=1): LW

• ALUSrcA ALU 第一操作数为 rs 还是 sa

rs(ALUSrcA=0):LW, R-type1, I-type1

sa(ALUSrcA=1): R-type2

• ALUSrcB ALU 第二操作数为 rt 还是 Imm

rt(ALUSrcB=0): R-type1, R-type2

Imm(ALUSrcB=1):LW,SW,I-type1

• PCSrc PC 来源

见 PC Source 表 1

- LwByte 写入方式
- ALUCode 决定 ALU 功能, 由指令中的 op 段,rt 段,funct 段共同决定 我们译码表参考MIPS 指今

6.3 分支检测 (Branch Test)

Zero 检测 Branch 条件是否成立, 其中 BEQ、BNE 两个操作数为 RsData 与RtData, 而 BGEZ、BGTZ、BLEZ 和 BLTZ 指令则为 RsData 与常数 0 比较。

6.4 寄存器堆

此处的寄存器堆更准确的来说融入了总线的特质,我们在里面增加了 Forwarding 的线路。我们具体的应用中是对四个数求和并输出结果,我们的输入和输出选取了 5个内存空间进行存储。

6.5 冒险检测 (Hazard Detector)

冒险成立的条件:

- 1. 上一条指今为 LW, 即 MemRead ex=1;
- 2. 在 EX 级的 LW 指令与在 ID 级的指令读写的是同一个寄存器,即 Reg-WriteAddr_ex=Rs_Addr_idRtAddr_id;

解决冒险的方法:

1. 插入一个流水线气泡 Stall 清空 ID/EX 寄存器并且阻塞流水线 ID 级、IF 级流水线

Stall=((RegWriteAddr_ex==RsAddr_id) or (RegWriteAddr_ex==RtAddr_id)) and MemRead_ex

2. 保持 PC 寄存器和 IF/ID 流水线寄存器不变 PC IFWrite= Stall;

6.6 EX 模块

EX 部分我们与之前的多周期 CPU 并无太大区别, 我们的主要设计区别在于 Forwarding 的方法。

操作数 A 和 B 由数据选择器决定,数据选择器的地址信号即为 ForwardA 和 ForwardB。

- FowardA/B=00 操作数取自寄存器堆
- FowardA/B=01 来自二阶数据相关的 Forwarding 数据
- FowardA/B=10 来自一阶数据相关的 Forwarding 数据

7 寄存器设计

流水线寄存器负责将流水线的各部分分开, 共有 IF/ID、ID/EX、EX/MEM、MEM/WB 四组。

- 1. IF/ID: 当发生数据冒险时, 需保持 IF/ID 流水线寄存器不变, 故 IF/ID 流水线寄存器具有使能信号 PC_IFWrite 输入; 当流水线发生分支冒险时, 需清空 IF/ID 流水线寄存器, 清零信号为 IF_flush。
- 2. ID/EX: 当流水线发生数据冒险时, 需清空 ID/EX 流水线寄存器而插入一个气泡。
- 3. EX/MEM: 普通寄存器。
- 4. MEM/WB: 普通寄存器

8 冒险处理方法

8.1 类别——对应课本 RAW 类型数据冒险

例子,课本代码:

```
sub $2, $1,$3
and $12,$2,$5
or $13,$6,$2
add $14,$2,$2
sw $15,100($2)
```




Figure 2: Data Harzard

8.1.1 情况一

第i条指令的源操作数与第i-1条指令的目标寄存器相同。

例如代码 1,2 两行。sub 的数据结果再第 5 时间周期(第一条指令的 EX)的末尾,产生结果。但是 and 在第 4 周期(第二条指令的 EX)执行前需要用到该数值。

解决方法: Forwarding data = ALUout

Forwarding 条件:

- 1. MEM 级指令要写回。
- 2. MEM 级指令写回目标寄存器与 EX 级指令源寄存器是同一寄存器, 即 Reg-WriteAddr_mem=RsAddr_ex/RtAddr_ex

8.1.2 情况二

第i条指令的源操作数与第i-2条指令的目标寄存器相同。

例如代码 1,3 两行。sub 的数据结果再第 5 时间周期(第一条指令的 WB)结束后才能写回。但是 or 在第 5 周期(第三条指令的 EX)执行前需要用到该数值。

解决方法: Forwarding data = RegWriteback data

Forwarding 条件:

- 1. WB 级指令是写操作, 即 RegWrite_wb=1;
- 2. WB 级指令写回的目标寄存器与在 EX 级指令的源寄存器是同一寄存器, 即 RegWriteAddr_wb=RsAddr_ex 或 RegWriteAddr_wb=RtAddr_ex
- 3. EX 冒险不成立,即 RegWriteAddr_mem≠RsAddr_ex 或 RegWriteAddr_mem≠RtAddr_ex

8.1.3 情况三

同一时间周期操作同一个寄存器。

例如代码 1,4 两行。sub 数据在第 5 时间周期(第一条指令的 WB)正在对 \$2 进行写回,但 add 指令正在使用该数值。

解决方法: 通过 MEM/WB 流水线寄存器, 将前一指令结果转发给后一指令, 转发数据为 RegWriteData wb。

Forwarding 条件:

- 1. WB 级指令是写操作, 即 RegWrite_wb=1
- 2. WB 级指令写回的目标寄存器与在 ID 级指令的源寄存器是同一寄存器, 即 RegWriteAddr_wb=RsAddr_id 或 RegWriteAddr_wb=RtAddr_id

8.2 类别二——对应课本 stall 方法

定义: 当一条指令试图读取一个寄存器, 而它前一条指令是 lw 指令, 并且该 lw 指令写入的是同一个寄存器时, Forwarding 无法解决问题。此时我们将采取 stall 的方法进行处理。

判定条件

1. MemRead ex = 1

2. EX 级的 lw 和 ID 级指令读同一个寄存器,即 RegWriteAddr_ex=RsAddr_id 或 RegWriteAddr ex=RtAddr id

处理方法:

我在判定条件成立的时候将 lw 和之后的指令之间插入 stall,实现时,我们的 Detector 检测到 Hazard 之后我们会输出 Stall 和 PC_IFWrite。Stall 信号将 ID/EX 流水线寄存器中的 EX、MEM 和 WB 级控制信号全部清零。这些信号传递到流水线后面的各级,由于控制信号均为 0,所以不会对任何寄存器和存储器进行写操作,高电平有效。PC_IFWrite 信号禁止 PC 寄存器和 IF/ID 流水线寄存器接收新数据,低电平有效。

8.3 类别三——分支预测

流水线每个时钟周期都得取指令才能维持运行,但分支指令必须等到 MEM 级才能确定是否执行分支。这种为了确定预取正确的指令而导致的延迟叫做控制冒险或分支冒险。

判定条件:

将用于判断分支指令成立的 Zero 信号检测电路从 ALU 中独立出来, 并将它从 EX 级 提前至 ID 级。

实现方法: 加入一个控制信号 IF_flush, 做为 IF/ID 流水线寄存器的清零信号。当 Z=1, 则 IF_flush=1, 否则 IF_flush=0, 故 IF_flush = Z。考虑到本系统还要实现的无条件跳转指令: J 和 JR, 在执行这两个指令时也必须要对 IF/ID 流水线寄存器进行清空。

9 代码

```
`timescale 1ns / 1ps
3 module ALU(input [4:0] ALUCode,
            input [31:0]A,
            input [31:0]B,
5
            output reg[31:0]Result);
      // * R-type
8
      localparam ALU_ADD = 5'b00000;
9
      localparam ALU_ADDU = 5'b10101;
10
      localparam ALU_AND = 5'b00001;
      localparam ALU XOR = 5'b00010;
      localparam ALU_OR = 5'b00011;
      localparam ALU_NOR = 5'b00100;
14
```

```
localparam ALU_SUB = 5'b00101;
15
      localparam ALU_SUBU = 5'b10110;
      localparam ALU_SLT = 5'b10011;
17
      localparam ALU_SLTU = 5'b10100;
18
      localparam ALU_SLL = 5'b10000;
19
      localparam ALU_SRL = 5'b10001;
20
      localparam ALU_SRA = 5'b10010;
21
      // * I-type
22
      localparam ALU_ANDI = 5'b00110;
23
      localparam ALU_XORI = 5'b00111;
24
      localparam ALU_ORI = 5'b01000;
25
      localparam ALU_LUI = 5'b10111;
26
27
      always@(*)
29
      begin
30
          case(ALUCode)
31
              ALU_ADD :Result <= $signed(A) + $signed(B);</pre>
32
              ALU_ADDU :Result <= A + B;
33
              ALU_AND :Result <= A & B;
34
              ALU_XOR :Result <= A ^ B;
              ALU_OR :Result <= A | B;
36
              ALU_NOR : Result <= ~(A | B);
37
              ALU_SUB :Result <= $signed(A) - $signed(B);</pre>
38
              ALU_SUBU :Result <= A - B;
39
              ALU_SLT :Result <= ($signed(A) < $signed(B)) ?1:0;
              ALU_SLTU : Result <= (A < B) ? 1 :0;
41
              ALU_SLL :Result <= B << A;
42
              ALU_SRL :Result <= B >> A;
43
              ALU_SRA :Result <= $signed(B) >>> A;
44
              ALU_ANDI :Result <= A& {16'd0,B[15:0]};
              ALU_XORI :Result <= A^ {16'd0,B[15:0]};</pre>
              ALU_ORI :Result <= A| {16'd0,B[15:0]};
47
              ALU_LUI :Result <= {B[15:0],16'd0};
48
              default :Result <= 32'b0;</pre>
49
          endcase
50
      end
51
  endmodule
```

Listing 4: ALU.v

```
localparam alu_bgtz = 5'b01101;
11
       localparam alu_blez = 5'b01110;
12
       localparam alu_bltz = 5'b01111;
13
14
       always@(*)
15
       begin
16
           case(ALUCode)
17
               alu_beq: Z <= &(RsData[31:0]~^RtData[31:0]);</pre>
18
               alu_bne: Z <= |(RsData[31:0]^RtData[31:0]);</pre>
19
               alu_bgez:Z <= ~RsData[31];</pre>
20
               alu_bgtz:Z <= ~RsData[31]&&(|RsData[31: 0]);</pre>
21
               alu_blez:Z <= RsData[31] || ~ (|RsData[31: 0]);</pre>
22
               alu_bltz:Z <= RsData[31];</pre>
23
               default: Z <= 1'b0;</pre>
           endcase
25
       end
26
27
  endmodule
```

Listing 5: BranchTest.v

```
`timescale 1ns / 1ps
2
  `define IO_REGA 23
  `define IO REGB 24
  `define IO_REGC 25
  `define IO_REGD 26
   `define IO_REGS 27
8
  module CPUdl(input clk,
9
              input switch_en,
10
              input seq_en,
11
              input [3:0] add_a,
              input [3:0] add_b,
13
              input [3:0] add_c,
14
              input [3:0] add_d,
15
              output [15:0] add_s);
16
17
18
      // * --- IF ---
19
      wire [31:0]NextPC_if,BranchAddress,JumpAddress,RsData_id;
20
      reg [31:0]PC_in;
21
      wire Z,J,JR;
22
      wire RegWrite_ex;
      wire [4:0]RegWriteAddr_ex,RsAddr_id;
24
      wire [31:0] ALUResult_ex;
25
      wire [31:0] JrAddr;
26
      wire forward_jr;
27
      assign forward_jr = RegWrite_ex&&(RegWriteAddr_ex == RsAddr_id);
      assign JrAddr = forward_jr ? ALUResult_ex :RsData_id;
30
      // * MUX
31
```

```
always@(*)
32
      begin
          case({JR,J,Z})
34
             3'b000:PC_in <= NextPC_if;</pre>
35
             3'b001:PC_in <= BranchAddress;</pre>
36
              3'b010:PC_in <= JumpAddress;</pre>
37
              3'b100:PC_in <= JrAddr;</pre>
38
             default:PC_in <= 32'b0;</pre>
          endcase
      end
41
42
      // * PC
43
      wire [31:0]PC;
44
      assign NextPC_if = PC+4;
      wire PC_IFWrite;
46
      Reg #(.width(32))PC_reg_if(.clk(clk),.reset(1'b0),.enable(PC_IFWrite),.in(
47
          PC_in),.out(PC));
48
49
      // * InstructionRom
      wire [31:0]Instruction_if;
51
      InstructionROMDl InstrUnit(.addr(PC),.dout(Instruction_if));
52
53
      // * FLUSH
54
      wire IF_flush;
55
      assign IF_flush = JR||J||Z;
57
58
      // * --- IF/ID ---
59
      wire [31:0]NextPC_id;
60
      wire [31:0]Instruction_id;
      Reg #(.width(32))PC if id(.clk(clk),.reset(IF_flush),.enable(PC_IFWrite),.
          in(NextPC_if),.out(NextPC_id));
      Reg #(.width(32))Instr_if_id(.clk(clk),.reset(IF_flush),.enable(PC_IFWrite)
63
          ,.in(Instruction_if),.out(Instruction_id));
64
      // * --- ID ---
66
      wire MemtoReg_id,RegWrite_id,MemWrite_id,MemRead_id,ALUSrcA_id,ALUSrcB_id,
67
          RegDst_id,Branch_id;
      wire [1:0]LwByte_id;
68
      wire [4:0] ALUCode_id;
69
      Decode decoder(.Instruction(Instruction_id),.MemtoReg(MemtoReg_id),.
          RegWrite(RegWrite_id),.MemWrite(MemWrite_id),.MemRead(MemRead_id),.
          ALUCode(ALUCode_id),
      .ALUSrcA(ALUSrcA_id),.ALUSrcB(ALUSrcB_id),.RegDst(RegDst_id),.J(J),.JR(JR)
71
          ,.Branch(Branch_id),.LwByte(LwByte_id));
72
      wire [4:0]RtAddr_id,RdAddr_id;
73
      assign RsAddr_id = Instruction_id[25:21];
74
      assign RtAddr_id = Instruction_id[20:16];
75
```

```
assign RdAddr_id = Instruction_id[15:11];
76
       wire [31:0] Imm_id, Sa_id;
78
       assign Imm_id = {{16{Instruction_id[15]}},Instruction_id[15:0]};
79
       assign Sa_id = {27'b0,Instruction_id[10:6]};
80
81
       assign BranchAddress = NextPC_id+(Imm_id<<2);</pre>
82
       assign JumpAddress = {NextPC_id[31:28],Instruction_id[25:0],2'b00};
       wire [31:0]RtData_id;
85
       wire forward_zero_Rs,forward_zero_Rt;
86
       assign forward_zero_Rs = RegWrite_ex&&(RegWriteAddr_ex == RsAddr_id);
87
       assign forward_zero_Rt = RegWrite_ex&&(RegWriteAddr_ex == RsAddr_id);
88
       wire [31:0]RsData_zero,RtData_zero;
       assign RsData_zero = forward_zero_Rs ? ALUResult_ex :RsData_id;
90
       assign RtData_zero = forward_zero_Rt ? ALUResult_ex :RtData_id;
91
       ZeroTest zero_unit(.ALUCode(ALUCode_id),.RsData(RsData_zero),.RtData(
92
          RtData_zero),.Z(Z));
93
       wire MemRead_ex;
       wire Stall;
95
       HazardDetector hazard_unit(.RegWriteAddr(RegWriteAddr_ex),.MemRead(
96
          MemRead_ex),.RsAddr(RsAddr_id),.RtAddr(RtAddr_id),.Stall(Stall),.
          PC_IFWrite(PC_IFWrite));
       wire RegWrite_wb;
       wire [4:0] RegWriteAddr wb;
99
       wire [31:0] RegWriteData wb;
100
       wire [31:0]RsData_temp,RtData_temp;
101
       Registers register_unit(.clk(clk),.RsAddr(RsAddr_id),.RtAddr(RtAddr_id),.
102
          WriteData(RegWriteData_wb),.WriteAddr(RegWriteAddr_wb),.RegWrite(
          RegWrite_wb),
       .RsData(RsData_temp),.RtData(RtData_temp));
103
104
       wire RsSel,RtSel;
105
                       = RegWrite_wb&&(~(RegWriteAddr_wb == 0))&&(RegWriteAddr_wb
       assign RsSel
106
          == RsAddr_id);
                       = RegWrite_wb&&(~(RegWriteAddr_wb == 0))&&(RegWriteAddr_wb
       assign RtSel
107
          == RtAddr_id);
       assign RsData_id = (RsSel == 1)? RegWriteData_wb :RsData_temp;
108
       assign RtData_id = (RtSel == 1)? RegWriteData_wb :RtData_temp;
109
110
       // * --- ID/EX ---
111
       wire MemtoReg_ex,MemWrite_ex,RegDst_ex,ALUSrcA_ex,ALUSrcB_ex;
112
       wire [1:0]LwByte_ex;
113
       wire [4:0] ALUCode_ex;
114
       wire [31:0]Sa_ex,Imm_ex,RsData_ex,RtData_ex;
115
       wire [4:0]RdAddr_ex,RtAddr_ex,RsAddr_ex;
116
117
       Reg #(.width(2))LwByte_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
118
          LwByte_id),.out(LwByte_ex));
```

```
Reg #(.width(2))WB_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in({
119
          MemtoReg_id,RegWrite_id}),.out({MemtoReg_ex,RegWrite_ex}));
      Reg #(.width(2))M_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in({
120
          MemWrite_id,MemRead_id}),.out({MemWrite_ex,MemRead_ex}));
      Reg #(.width(3))EX_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in({
121
          RegDst_id, ALUSrcA_id, ALUSrcB_id}),.out({RegDst_ex, ALUSrcA_ex, ALUSrcB_ex
          }));
      Reg #(.width(5))ALUCode_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
          ALUCode_id),.out(ALUCode_ex));
      Reg #(.width(32))Sa_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(Sa_id)
123
          ,.out(Sa_ex));
      Reg #(.width(32))Imm_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(Imm_id
124
          ),.out(Imm_ex));
      Reg #(.width(5))RdAddr_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
          RdAddr_id),.out(RdAddr_ex));
      Reg #(.width(5))RsAddr_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
126
          RsAddr_id),.out(RsAddr_ex));
      Reg #(.width(5))RtAddr_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
127
          RtAddr_id),.out(RtAddr_ex));
      Reg #(.width(32))RsData_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
128
          RsData_id),.out(RsData_ex));
      Reg #(.width(32))RtData_id_ex(.clk(clk),.reset(Stall),.enable(1'b1),.in(
129
          RtData_id),.out(RtData_ex));
130
      // * --- EX ---
131
      wire [31:0] ALUResult_mem;
132
      wire [1:0]ForwardA,ForwardB;
133
      wire [4:0]RegWriteAddr_mem;
134
      wire RegWrite_mem;
135
136
      // * Forwarding
      Forwarding forward_unit(.RegWrite_wb(RegWrite_wb),.RegWrite_mem(
138
          RegWrite_mem),.RegWriteAddr_wb(RegWriteAddr_wb),.RegWriteAddr_mem(
          RegWriteAddr_mem),
       .RsAddr_ex(RsAddr_ex),.RtAddr_ex(RtAddr_ex),.ForwardA(ForwardA),.ForwardB(
139
          ForwardB));
      // * MUX
141
      wire [31:0]ALUSrcA_d_in,ALUSrcA_d,ALUSrcB_d,MemWriteData_ex;
142
      Mux4 #(.width(32))ALUSrcA_mux4(.sel(ForwardA),.in0(RsData_ex),.in1(
143
          RegWriteData_wb),.in2(ALUResult_mem),.in3(0),.out(ALUSrcA_d_in));
      assign ALUSrcA_d = (ALUSrcA_ex == 1)? Sa_ex :ALUSrcA_d_in;
144
      Mux4 #(.width(32))ALUSrcB_mux4(.sel(ForwardB),.in0(RtData_ex),.in1(
          RegWriteData_wb),.in2(ALUResult_mem),.in3(0),.out(MemWriteData_ex));
      assign ALUSrcB_d = (ALUSrcB_ex == 1)? Imm_ex :MemWriteData_ex;
146
147
      assign RegWriteAddr_ex = (RegDst_ex == 1)? RdAddr_ex :RtAddr_ex;
148
149
      // * ALU
150
      ALU ALU_unit(.ALUCode(ALUCode_ex),.A(ALUSrcA_d),.B(ALUSrcB_d),.Result(
151
          ALUResult_ex));
```

```
152
153
       // * --- EX/MEM ---
154
       wire MemtoReg_mem, MemWrite_mem;
155
       wire [31:0] MemWriteData_mem;
156
       wire [1:0]LwByte_mem;
157
158
       Reg #(.width(2))LwByte_ex_mem(.clk(clk),.reset(1'b0),.enable(1'b1),.in(
159
          LwByte_ex),.out(LwByte_mem));
       Reg #(.width(3))Signal_ex_mem(.clk(clk),.reset(1'b0),.enable(1'b1),.in({
160
          MemtoReg_ex,RegWrite_ex,MemWrite_ex}),.out({MemtoReg_mem,RegWrite_mem,
          MemWrite mem}));
       Reg #(.width(32))ALUResult_ex_mem(.clk(clk),.reset(1'b0),.enable(1'b1),.in(
161
          ALUResult_ex),.out(ALUResult_mem));
      Reg #(.width(32))MemWriteData_ex_mem(.clk(clk),.reset(1'b0),.enable(1'b1),.
162
          in(MemWriteData_ex),.out(MemWriteData_mem));
      Reg #(.width(5))RegWriteAddr_ex_mem(.clk(clk),.reset(1'b0),.enable(1'b1),.
163
          in(RegWriteAddr_ex),.out(RegWriteAddr_mem));
164
      // * --- MEM ---
165
166
       // * DataRam
167
168
       wire [31:0]RamOut_mem;
169
       wire [4:0] seq_addr;
170
       Sequence seq_unit(clk,seq_en,seq_addr);
172
173
       wire [31:0]Ram_Addr,tmpdata;
174
       assign Ram_Addr = seq_en ? {25'b0,seq_addr,2'b00} :(switch_en ? (add_a<<2)
175
          :ALUResult_mem);
       DataRamDl data unit(.clk(clk),.addr(Ram_Addr),.din(MemWriteData_mem),.we(
176
          MemWrite_mem),.dout(RamOut_mem),.dduaddr(switch_addr<<2),.dduout(</pre>
          tmpdata));
       DataRamDl data_unit(.clk(clk),.addr(`IO_REGA),.din(add_a),.we(1));
177
       DataRamDl data unit(.clk(clk),.addr(`IO_REGB),.din(add_b),.we(1));
178
       DataRamDl data_unit(.clk(clk),.addr(`IO_REGC),.din(add_c),.we(1));
       DataRamDl data_unit(.clk(clk),.addr(`IO_REGD),.din(add_d),.we(1));
180
       DataRamDl data_unit(.clk(clk),.addr(`IO_REGS),.din(add_s),.we(1));
181
182
       // * --- MEM/WB ---
183
       wire MemtoReg_wb;
184
       wire [31:0] ALUResult_wb;
       wire [31:0]RamOut_wb;
186
       Reg #(.width(2))WB_mem_ex(.clk(clk),.reset(1'b0),.enable(1'b1),.in({
187
          RegWrite_mem, MemtoReg_mem}),.out({RegWrite_wb, MemtoReg_wb}));
       Reg #(.width(32))ALUResult_mem_wb(.clk(clk),.reset(1'b0),.enable(1'b1),.in(
188
          ALUResult_mem),.out(ALUResult_wb));
       Reg #(.width(5))RegWriteAddr mem wb(.clk(clk),.reset(1'b0),.enable(1'b1),.
189
          in(RegWriteAddr_mem),.out(RegWriteAddr_wb));
       Reg #(.width(32))RamOut_mem_wb(.clk(clk),.reset(1'b0),.enable(1'b1),.in(
190
```

Listing 6: CPUdl.v

```
`timescale 1ns / 1ps
  module DataRamDl(
      input clk,
      input [31:0]addr,
      input [31:0]din,
5
      input we,
6
      input [31:0] dduaddr,
      output [31:0] dduout,
      output [31:0] dout
9
      );
10
11
      wire [4:0]A;
12
      assign A=(addr>>2);
13
      dist_mem_gen_1 Mem(.a(A),.dpra(dduaddr),.d(din),.we(we),.clk(clk),.spo(dout
14
          ),.dpo(dduout));
15
  endmodule
```

Listing 7: DataRamDl.v

```
timescale 1ns / 1ps
  module Decode(input [31:0]Instruction,
               output MemtoReg,
               output RegWrite,
5
               output MemWrite,
6
               output MemRead,
7
               output reg[4:0] ALUCode,
8
               output ALUSrcA,
               output ALUSrcB,
10
               output RegDst,
11
               output J,
12
               output JR,
13
               output Branch,
14
               output reg[1:0]LwByte);
15
16
  //Instruction Field
18 wire [5:0] op;
19 wire [4:0] rt;
20 //wire [4:0] rs;
21 wire [5:0] funct;
22 assign op = Instruction[31:26];
```

```
assign rt = Instruction[20:16];
  assign funct = Instruction[5:0];
25
26
  //R_type
27
28 localparam R_type_op = 6'b000000;
29 localparam ADD_funct = 6'b100000;
30 localparam ADDU_funct = 6'b100001;
31 | localparam AND_funct = 6'b100100;
32 localparam XOR_funct = 6'b100110;
33 localparam OR funct = 6'b100101;
  localparam NOR funct = 6'b100111;
34
35 | localparam SUB_funct = 6'b100010;
36 localparam SUBU_funct = 6'b100011;
37 localparam SLT funct = 6'b101010;
38 localparam SLTU_funct = 6'b101011;
  localparam SLL funct = 6'b000000;
39
40 localparam SLLV_funct = 6'b000100;
1 localparam SRL funct = 6'b000010;
10 localparam SRLV_funct = 6'b000110;
43 localparam SRA_funct = 6'b000011;
  localparam SRAV_funct = 6'b000111;
45 localparam JR funct = 6'b001000;
46 //R type1
47 Wire ADD, ADDU, AND, NOR, OR, SLT, SLTU, SUB, SUBU, XOR, SLLV, SRAV, SRLV, R type1;
  assign ADD
               = (op == R_type_op)&&(funct == ADD_funct);
  assign ADDU = (op == R type op)&&(funct == ADDU funct);
49
so assign AND = (op == R_type_op)&&(funct == AND_funct);
  assign NOR = (op == R_type_op)&&(funct == NOR_funct);
               = (op == R_type_op)&&(funct == OR_funct);
52 assign OR
s3 assign SLT = (op == R_type_op)&&(funct == SLT_funct);
assign SLTU = (op == R_type_op)&&(funct == SLTU_funct);
55 assign SUB = (op == R_type_op)&&(funct == SUB_funct);
  assign SUBU = (op == R_type_op)&&(funct == SUBU_funct);
               = (op == R_type_op)&&(funct == XOR_funct);
57 assign XOR
  assign SLLV = (op == R_type_op)&&(funct == SLLV_funct);
58
  assign SRAV = (op == R_type_op)&&(funct == SRAV_funct);
60 assign SRLV = (op == R_type_op)&&(funct == SRLV_funct);
  assign R_type1 = ADD||ADDU||AND||NOR||OR||SLT||SLTU||SUB||SUBU||XOR||SLLV||
      SRAV||SRLV;
  //R type2
62
63 wire SLL, SRA, SRL, R_type2;
64 assign SLL = (op == R_type_op)&&(funct == SLL_funct)&&(|Instruction); // [
      坑,与nop的区
assign SRA = (op == R_type_op)&&(funct == SRA_funct);
  assign SRL = (op == R_type_op)&&(funct == SRL_funct);
  assign R_type2 = SLL||SRA||SRL;
67
68
70 //Branch
71 | localparam BEQ_op = 6'b000100;
```

```
72 | localparam BNE_op = 6'b000101;
   localparam BGEZ op = 6'b000001;
74 localparam BGEZ_rt = 5'b00001;
75 | localparam BGTZ_op = 6'b000111;
   localparam BGTZ_rt = 5'b00000;
   localparam BLEZ_op = 6'b000110;
77
   localparam BLEZ_rt = 5'b00000;
78
   localparam BLTZ_op = 6'b000001;
80 localparam BLTZ_rt = 5'b00000;
81
   wire BEQ, BGEZ, BGTZ, BLEZ, BLTZ, BNE;
82
   assign BEQ = (op == BEQ op);
83
   assign BNE = (op == BNE_op);
   assign BGEZ = (op == BGEZ_op)&&(rt == BGEZ_rt);
   assign BGTZ = (op == BGTZ_op)&&(rt == BGTZ_rt);
   assign BLEZ = (op == BLEZ_op)&&(rt == BLEZ_rt);
87
   assign BLTZ = (op == BLTZ_op)&&(rt == BLTZ_rt);
88
   assign Branch = BEQ||BNE||BGEZ||BGTZ||BLEZ||BLTZ;
90
   //I
92
   localparam ADDI_op = 6'b001000;
94 localparam ADDIU op = 6'b001001;
95 localparam ANDI_op = 6'b001100;
96 localparam XORI_op = 6'b001110;
97 | localparam ORI_op = 6'b001101;
   localparam SLTI op = 6'b001010;
98
99 localparam SLTIU_op = 6'b001011;
   localparam LUI_op = 6'b001111;
100
  localparam LUI_rs = 5'b00000;
101
   wire ADDI, ADDIU, ANDI, XORI, ORI, SLTI, SLTIU, LUI, I_type;
   assign ADDI = (op == ADDI_op);
104 assign ADDIU = (op == ADDIU_op);
   assign ANDI = (op == ANDI_op);
105
   assign XORI = (op == XORI_op);
106
   assign SLTI = (op == SLTI_op);
107
   assign SLTIU = (op == SLTIU_op);
   assign ORI
               = (op == ORI_op);
109
               = (op == LUI_op);
   assign LUI
110
   assign I type = ADDI||ADDIU||ANDI||XORI||ORI||SLTI||SLTIU||LUI;
111
112
113
   //SW,LW
114
115 | localparam SW_op = 6'b101011;
116 | localparam LW_op = 6'b100011;
   wire SW, LW;
117
118 assign SW = (op == SW_op);
119 assign LW = (op == LW_op);
   //LH,LB
121
122 localparam LH_op = 6'b100001;
```

```
localparam LB_op = 6'b100000;
   wire LH, LB;
   assign LH = (op == LH_op);
125
   assign LB = (op == LB_op) ;
126
127
   //J
128
   localparam J_op = 6'b000010;
129
   assign J
                 = (op == J_op);
131
132
   assign JR = (op == R_type_op)&&(funct == JR_funct);
133
134
135
   //输出控制信号
136
   assign RegWrite = LB||LH||LW||R_type1||R_type2||I_type;
137
   assign RegDst = R_type1||R_type2;
138
   assign MemWrite = SW;
139
   assign MemRead = LW||LH||LB;
   assign MemtoReg = LW||LH||LB;
141
   assign ALUSrcA = R_type2;
   assign ALUSrcB = LB||LH||LW||SW||I_type;
143
144
   always@(*)
145
   begin
146
       if (op == LW_op)
147
          LwByte = 2'b00;
       else if (op == LH_op)
149
          LwByte = 2'b01;
150
       else if (op == LB_op)
151
          LwByte = 2'b10;
152
       else
          LwByte = 2'b00;
154
   end
155
156
157
   //ALUCode
158
   localparam alu_add = 5'b00000;
160 localparam alu_and = 5'b00001;
   localparam alu_xor = 5'b00010;
161
162 localparam alu or = 5'b00011;
   localparam alu nor = 5'b00100;
163
164 localparam alu_sub = 5'b00101;
165 | localparam alu_andi = 5'b00110;
166 localparam alu_xori = 5'b00111;
  localparam alu_ori = 5'b01000;
167
   localparam alu_beq = 5'b01010;
168
169 localparam alu_bne = 5'b01011;
170 localparam alu_bgez = 5'b01100;
localparam alu_bgtz = 5'b01101;
172 localparam alu_blez = 5'b01110;
173 | localparam alu_bltz = 5'b01111;
```

```
localparam alu_sll = 5'b10000;
   localparam alu_srl = 5'b10001;
   localparam alu_sra = 5'b10010;
176
   localparam alu_slt = 5'b10011;
177
   localparam alu_sltu = 5'b10100;
178
   localparam alu_addu = 5'b10101;
179
   localparam alu_subu = 5'b10110;
180
   localparam alu_lui = 5'b10111;
181
182
183
184
   always@(*)
185
   begin
186
       if (op == R_type_op)
187
       begin
188
           case(funct)
189
               ADD_funct :ALUCode <= alu_add;
190
               ADDU_funct :ALUCode <= alu_addu;
191
               AND_funct :ALUCode <= alu_and;
192
               XOR_funct :ALUCode <= alu_xor;</pre>
193
               OR_funct :ALUCode <= alu_or;</pre>
194
               NOR_funct :ALUCode <= alu_nor;
195
               SUB_funct :ALUCode <= alu_sub;
196
               SUBU_funct :ALUCode <= alu_subu;</pre>
197
               SLT_funct :ALUCode <= alu_slt;</pre>
198
               SLTU_funct :ALUCode <= alu_sltu;</pre>
199
               SLL_funct :ALUCode <= alu_sll;</pre>
200
               SLLV_funct :ALUCode <= alu_sll;</pre>
201
               SRL_funct :ALUCode <= alu_srl;</pre>
202
               SRLV_funct :ALUCode <= alu_srl;</pre>
203
               SRA_funct :ALUCode <= alu_sra;</pre>
               default
                          :ALUCode <= alu_sra;
205
           endcase
206
       end
207
       else
208
       begin
209
           case(op)
               BEQ_op :ALUCode <= alu_beq;</pre>
211
               BNE_op :ALUCode <= alu_bne;</pre>
212
               BGEZ_op :begin
213
                   if (rt == BGEZ_rt) begin
214
                       ALUCode <= alu_bgez;
215
                   end
               end
217
               BGTZ_op :begin
218
                   if (rt == BGTZ_rt) begin
219
                       ALUCode <= alu_bgtz;
220
                   end
221
               end
222
               BLEZ_op :begin
223
                   if (rt == BLEZ_rt) begin
224
```

```
ALUCode <= alu_blez;
225
                    end
226
                end
227
                BLTZ_op :begin
228
                    if (rt == BLTZ_rt) begin
229
                        ALUCode <= alu_bltz;
230
                    end
231
                end
232
                ADDI_op :ALUCode <= alu_add;
233
                ADDIU_op:ALUCode <= alu_addu;
234
                ANDI_op :ALUCode <= alu_andi;
235
                XORI_op :ALUCode <= alu_xori;</pre>
236
                ORI_op :ALUCode <= alu_ori;</pre>
237
                SLTI_op :ALUCode <= alu_slt;</pre>
                SLTIU_op:ALUCode <= alu_sltu;</pre>
239
                LUI_op :ALUCode <= alu_lui;</pre>
240
                SW_op :ALUCode <= alu_add;</pre>
241
                LW_op :ALUCode <= alu_add;
242
                LH_op :ALUCode <= alu_add;</pre>
243
                LB_op :ALUCode <= alu_add;</pre>
^{244}
                default :ALUCode <= alu_add;</pre>
245
            endcase
246
        end
247
   end
248
   endmodule
```

Listing 8: Decode.v

```
timescale 1ns / 1ps
2
  module display(clk,
3
                 data,
                 seg,
                 an);
6
      input clk;
7
      input [31:0]data;
8
      output reg [3:0]an;
      output reg [7:0]seg;
11
      reg [3:0]disp;
12
13
      reg [18:0] count = 0;
14
      always@(posedge clk)
15
          count <= count+1;</pre>
16
17
      always@(posedge clk)
18
          case(count[17:15])
19
              3'b000:begin
20
                  an = 8'b111111110;
21
                  disp = data[3:0];
              end
23
              3'b001:begin
^{24}
```

```
an = 8'b111111101;
                 disp = data[7:4];
              end
27
              3'b010:begin
28
                  an = 8'b11111011;
29
                 disp = data[11:8];
30
31
              3'b011:begin
                  an = 8'b11110111;
                  disp = data[15:12];
34
35
              3'b100:begin
36
                 an = 8'b11101111;
37
                 disp = data[19:16];
              end
39
              3'b101:begin
40
                  an = 8'b11011111;
41
                  disp = data[23:20];
42
              end
43
              3'b110:begin
                 an = 8'b10111111;
45
                 disp = data[27:24];
46
              end
47
              3'b111:begin
48
                  an = 8'b01111111;
                  disp = data[31:28];
              end
51
          endcase
52
53
      always @(disp)
54
          case(disp)
              0
                    :seg = 8'b11000000;
              1
                    :seg = 8'b11111001;
57
                    :seg = 8'b10100100;
              2
58
              3
                    :seg = 8'b10110000;
59
              4
                    :seg = 8'b10011001;
60
              5
                    :seg = 8'b10010010;
              6
                    :seg = 8'b10000010;
              7
                    :seg = 8'b11111000;
63
              8
                    :seg = 8'b10000000;
64
              9
                    :seg = 8'b10010000;
65
              10
                    :seg = 8'b10001000;
66
              11
                    :seg = 8'b10000011;
              12
                    :seg = 8'b11000110;
68
              13
                    :seg = 8'b10100001;
69
              14
                    :seg = 8'b10000110;
70
                    :seg = 8'b10001110;
71
              default:seg = 8'b11000000;
          endcase
  endmodule
```

Listing 9: download.v

```
`timescale 1ns / 1ps
  module Forwarding(input RegWrite_wb,
                  input RegWrite_mem,
                  input [4:0]RegWriteAddr_wb,
5
                  input [4:0]RegWriteAddr mem,
6
                  input [4:0]RsAddr_ex,
                  input [4:0]RtAddr_ex,
                  output [1:0] ForwardA,
                  output [1:0]ForwardB);
10
11
      assign ForwardA[0] = RegWrite_wb&&(RegWriteAddr_wb! = 0)&&(!((
12
         RegWriteAddr_mem == RsAddr_ex)&&(RegWrite_mem)))&&(RegWriteAddr_wb ==
         RsAddr_ex);
      assign ForwardA[1] = RegWrite_mem&&(RegWriteAddr_mem! = 0)&&(
13
         RegWriteAddr_mem == RsAddr_ex);
      assign ForwardB[0] = RegWrite_wb&&(RegWriteAddr_wb! = 0)&&(!((
14
         RegWriteAddr mem == RtAddr ex)&&(RegWrite mem)))&&(RegWriteAddr wb ==
         RtAddr_ex);
      assign ForwardB[1] = RegWrite_mem&&(RegWriteAddr_mem! = 0)&&(
15
         RegWriteAddr_mem == RtAddr_ex);
  endmodule
```

Listing 10: Forwarding.v

```
timescale 1ns / 1ps
  module HazardDetector(input [4:0]RegWriteAddr,
                      input MemRead,
                      input [4:0]RsAddr,
                      input [4:0]RtAddr,
6
                      output Stall,
                      output PC_IFWrite);
8
      assign Stall
                      = (MemRead&&((RegWriteAddr == RsAddr)||(RegWriteAddr ==
10
         RtAddr)));
      assign PC_IFWrite = ~Stall;
11
  endmodule
```

Listing 11: HazardDetector.v

9 endmodule

Listing 12: InstructionRomDl.v

```
timescale 1ns / 1ps
  module Mux4 #(parameter width = 32)
               ( input [1:0]sel,
               input [width-1:0]in0,
5
               input [width-1:0]in1,
6
               input [width-1:0]in2,
               input [width-1:0]in3,
               output reg[width-1:0]out);
9
      always@(*)
10
      begin
11
          case(sel)
12
             2'b00:out <= in0;
             2'b01:out <= in1;
             2'b10:out <= in2;
15
             2'b11:out <= in3;
16
             default:out <= 0;</pre>
17
          endcase
18
      end
  endmodule
```

Listing 13: Mux4.v

```
`timescale 1ns / 1ps
  module Reg #(parameter width = 32)
              ( input clk,
              input reset,
               input enable,
               input [width-1:0]in,
               output reg[width-1:0]out);
8
      always@(posedge clk)
9
          if (reset)
10
              out <= {width{1'b0}};
11
          else if (enable)
              out <= in;
13
          else
14
              out <= out;</pre>
15
16
      initial
17
          out = 0;
  endmodule
```

Listing 14: Reg.v

```
timescale 1ns / 1ps
module Registers(
input clk,
```

```
input [4:0]RsAddr,
      input [4:0]RtAddr,
      input [31:0]WriteData,
6
      input [4:0]WriteAddr,
      input RegWrite,
8
      output [31:0]RsData,
9
      output [31:0]RtData
10
      );
11
12
      reg [31:0] Regs [0:31];
13
14
      assign RsData=(RsAddr==5'b0) ? 32'b0 :Regs[RsAddr];
15
      assign RtData=(RtAddr==5'b0) ? 32'b0 :Regs[RtAddr];
16
      always@(posedge clk)
18
      begin
19
          if(RegWrite)
20
              Regs[WriteAddr] <=WriteData;</pre>
21
22
      end
23
      initial
^{24}
      begin
25
         Regs[0]=0;
26
          Regs[1]=0;
27
          Regs[2]=0;
          Regs[3]=0;
29
          Regs[4]=0;
30
          Regs[5]=0;
31
          Regs[6]=0;
32
          Regs[7]=0;
33
          Regs[8]=0;
          Regs[9]=0;
35
          Regs[10]=0;
36
          Regs[11]=0;
37
          Regs[12]=0;
38
          Regs[13]=0;
39
          Regs[14]=0;
          Regs[15]=0;
          Regs[16]=0;
42
          Regs[17]=0;
43
          Regs[18]=0;
44
          Regs[19]=0;
45
          Regs[20]=0;
          Regs[21]=0;
47
          Regs[22]=0;
48
          Regs[23]=0;
49
          Regs[24]=0;
50
          Regs[25]=0;
          Regs[26]=0;
          Regs[27]=0;
53
          Regs[28]=0;
54
```

Listing 15: Registers.v

```
timescale 1ns / 1ps
  module Sequence(
      input clk,
      input en,
      output [4:0]out
      );
6
      reg [4:0]addr=0;
8
      assign out=addr;
      reg [25:0]count=0;
10
11
      always@(posedge clk)
12
      if(en)
13
          count<=count+1;</pre>
14
15
      always@(posedge count[25])
16
          addr<=addr+1;
17
18
  endmodule
```

Listing 16: Sequence.v

```
`timescale 1ns / 1ps
2
  module top(
3
      input clk,
      input switch_en,
      input seq_en,
6
      input [3:0] adda,
      input [3:0] addb,
8
      input [3:0] addc,
      input [3:0] addd,
10
      output [3:0] an,
      output [7:0] seg
12
      );
13
14
      wire [31:0] data;
15
16
      CPUdl cpu (clk,switch_en,seq_en,adda,addb,addc,addd,data);
17
      display segs (clk,data,seg,an);
18
  endmodule
```

Listing 17: top.v

10 性能评测




Figure 3: Performance1




Figure 4: Performance2

11 自我总结与建议

经过一个学期的磨炼……终于完成了最后一个实验,当然在经过这个学期的学习,确实学到了不少东西。特别是 Lab4 和 Lab5 收货尤其大,这两次实验我基本采取了和其他同学不同的试验方法。Lab4 不是采取状态机的写法,而是采用了纯逻辑的写法,代码量大大增加,但是具有很强的移植能力,可以稍加转化就可以在我 Lab6 的实验程序上运行。Lab5 则是采用由果到因倒序编程,先假设我写好了模块,并且完成连接,最后再一一填充模块。体会了一下自顶向下设计的感受。本次实验我和大部分同学一样采用了自底向上的设计方法。

总体来说我还是非常喜欢 COD 实验的,这个学期的实验,好玩,有趣,有区分度。 当然我写报告写得也很痛快,不想上个学期,写个报告就是超超要求,贴贴代码,这个 学期老师要求写写思路,写写设计,不仅给我们提供了很好的思路整理机会,还间接带 我们一起对只是进行了复习,本学期再写报告中也得到了不少收获!