www.ti.com

SLAS479C-AUGUST 2005-REVISED DECEMBER 2008

Low-Power Stereo Audio CODEC for Portable Audio/Telephony ¹

FEATURES 2

- Stereo Audio DAC 3
 - 100 dB A Signal-to-Noise Ratio
 - 16/20/24/32-Bit Data
 - Supports Rates From 8 kHz to 96 kHz
 - 3D/Bass/Treble/EQ/De-Emphasis Effects
- Stereo Audio ADC
 - 92 dB A Signal-to-Noise Ratio
 - Supports Rates From 8 kHz to 96 kHz
- Six Audio Input Pins
 - Six Stereo Single-Ended Inputs
- Six Audio Output Drivers 7
 - Stereo 8-Ω, 500 mw/Channel Speaker Drive 8
 Capability
 - Stereo Fully-Differential or Single-Ended Headphone Drivers
 - Fully Differential Stereo Line Outputs

- Low Power: 14-mW Stereo, 48-kHz Playback9
 With 3.3-V Analog Supply
- Programmable Input/Output Analog Gains
- Automatic Gain Control (AGC) for Record
- Programmable Microphone Bias Level
- Programmable PLL for Flexible Clock Generation
- I²C Control Bus
- Audio Serial Data Bus Supports I²S, Left/Right-Justified, DSP, and TDM Modes
- Extensive Modular Power Control
- Power Supplies:
 - Analog: 2.7 V 3.6 V
 - Digital Core: 1.65 V 1.95 V
 - Digital I/O: 1.1 V 3.6 V
- Available Packages: 5 x 5 mm, 32-Pin QFN 10

DESCRIPTION 11

The TLV320AlC32 is a low-power stereo-audio codec with a stereo headphone amplifier, as well as multiple 12 inputs and outputs, programmable in single-ended or fully-differential configurations. Extensive register- based power control is included, enabling stereo 48-kHz DAC playback as low as 14 mW from a 3.3-V analog supply, making it ideal for portable, battery-powered audio and telephony applications.

The record path of the TLV320AlC32 contains integrated microphone bias, digitally-controlled stereo-microphone pre-amp, and automatic gain control (AGC), with mix/mux capability among the multiple analog inputs. The playback path includes mix/mux capability from the stereo DAC and selected inputs, through programmable volume controls, to the various outputs.

The TLV320AlC32 contains four high-power output drivers as well as two fully differential output drivers. The 14 high-power output drivers are capable of driving a variety of load configurations, including up to four channels of single-ended $16-\Omega$ headphones using ac-coupling capacitors, or stereo $16-\Omega$ headphones in a cap-less output configuration. In addition, pairs of drivers can be used to drive $8-\Omega$ speakers in a BTL configuration at 500 mW per channel.

The stereo audio DAC supports sampling rates from 8 kHz to 96 kHz and includes programmable digital filtering 15 in the DAC path for 3D, bass, treble, midrange effects, speaker equalization, and de-emphasis for 32 kHz, 44.1 kHz, and 48 kHz rates. The stereo-audio ADC supports sampling rates from 8 kHz to 96 kHz and is preceded by programmable gain amplifiers providing up to +59.5 dB analog gain for low-level microphone inputs.

The serial control bus supports the I²C protocol, while the serial-audio data bus is programmable for I²S, left/right 16 justified, DSP, or TDM modes. A highly programmable PLL is included for flexible clock generation and support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, with special attention paid to the most popular cases of 12 MHz, 13 MHz, 16 MHz, 19.2 MHz, and 19.68 MHz system clocks.

The TLV320AlC32 operates from an analog supply of 2.7 V - 3.6 V, a digital core supply of 1.65 V - 1.95 V, and 17 a digital I/O supply of 1.1 V - 3.6 V. The device is available in a 5 × 5 mm, 32-lead QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SIMPLIFIED BLOCK DIAGRAM 1




Figure 1. Simplified Codec Block Diagram 3

PACKAGE/ORDERING INFORMATION 4

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	OPERATING TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	5
TLV320AIC32	QFN-32	RHB	-40°C to 85°C	TLV320AIC32IRHBT	Tape and Reel, 250	
				TLV320AIC32IRHBR	Tape and Reel, 3000	



DEVICE INFORMATION 1

PIN ASSIGNMENTS 2




Table 1. TERMINAL FUNCTIONS 4

_				
	ERMINAL		DESCRIPTION	
NAME	QFN NO.	I/O		
MCLK	1	1	Master clock input	
BCLK	2	I/O	Audio serial data bus bit clock input/output	
WCLK	3	I/O	Audio serial data bus word clock input/output	
DIN	4	- 1	Audio serial data bus data input	
DOUT	5	0	Audio serial data bus data output	
DVSS	6	I/O	Digital core / I/O Ground Supply, 0 V	
IOVDD	7	I/O	Digital I/O voltage supply, 1.1 V – 3.6 V	
SCL	8	I/O	I2C serial clock input	
SDA	9	I/O	I2C serial data input/output	
MIC1L/LINE1L	10	I	Left input 1	
MIC1R/LINE1R	11	- 1	Right input 1	
MIC2L/LINE2L	12	- 1	Left input 2	
MIC2R/LINE2R	13	- 1	Right input 2	
MIC3L/LINE3L	14	- 1	Left input 3	
MICBIAS	15	0	Microphone bias voltage output	
MIC3R/LINE3R	16	- 1	Right input 3	
AVSS1	17	- 1	Analog ADC ground supply, 0 V	
DRVDD	18	0	Analog ADC and output driver voltage supply, 2.7 V – 3.6 V	
HPLOUT	19	0	High power output driver (left +)	
HPLCOM	20	0	High power output driver (left - or multi-functional)	
DRVSS	21	0	Analog output driver ground supply, 0 V	
HPRCOM	22	0	High power output driver (right - or multi-functional)	
HPROUT	23	0	High power output driver (right +)	
DRVDD	24	0	Analog output driver voltage supply, 2.7 V – 3.6 V	
AVDD	25	- 1	Analog DAC voltage supply, 2.7 V – 3.6 V	Ī

_



Table 1. TERMINAL FUNCTIONS (continued) 1

TI	ERMINAL		DESCRIPTION
NAME	NAME QFN NO. I/O		DESCRIPTION
AVSS2	26	I	Analog DAC ground supply, 0 V
LEFT_LOP	27	0	Left line output (+)
LEFT_LOM	28	0	Left line output (-)
RIGHT_LOP	29	0	Right lineo output (+)
RIGHT_LOM	30	0	Right line output (-)
RESET	31		Reset
DVDD	32	ı	Digital core voltage supply, 1.65 V – 1.95 V

ABSOLUTE MAXIMUM RATINGS 3

over operating free-air temperature range (unless otherwise noted)(1) 4

		VALUE	UNIT
	AVDD to AVSS1/2, DRVDD to DRVSS	-0.3 to 3.9	V
	AVDD to DRVSS	-0.3 to 3.9	V
	IOVDD to DVSS	-0.3 to 3.9	V
	DVDD to DVSS	-0.3 to 2.5	V
	AVDD to DRVDD	-0.1 to 0.1	V
	Digital input voltage to DVSS	-0.3 V to IOVDD+0.3	V
	Analog input voltage to AVSS1/2	-0.3 V to AVDD+0.3	V
	Operating temperature range	-40 to +85	°C
	Storage temperature range	-65 to +105	°C
T _J Max	Junction temperature	105	°C
	Power dissipation	$(T_J Max - T_A) / \theta_{JA}$	
θ_{JA}	Thermal impedance	44	°C/W

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings 6 only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)7

T _A = 25°C POWER RATING	DERATING FACTOR	T _A = 75°C POWER RATING	T _A = 85°C POWER RATING	8
1.82 W	22.7 mW/°C	681 mW	454 mW	l

⁽¹⁾ This data was taken using 2 oz. trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in x 3 in PCB. 9

RECOMMENDED OPERATING CONDITIONS 10

over operating free-air temperature range (unless otherwise noted) 11

		MIN	NOM	MAX	UNIT
AVDD, DRVDD1/2 ⁽¹⁾	Analog supply voltage	2.7	3.3	3.6	V
DVDD ⁽¹⁾	Digital core supply voltage	1.65	1.8	1.95	V
IOVDD ⁽¹⁾	Digital I/O supply voltage	1.1	1.8	3.6	V
VI	Analog full-scale 0dB input voltage (DRVDD1 = 3.3 V)		0.707		V _{RMS}
	Stereo line-output load resistance	10			kΩ
	Stereo headphone-output load resistance	16			Ω
	Digital output load capacitance		10		pF
T _A	Operating free-air temperature	-40		85	°C

(1) Analog voltage values are with respect to AVSS1, AVSS2, DRVSS; digital voltage values are with respect to DVSS. 13



ELECTRICAL CHARACTERISTICS 1

At 25°C, AVDD, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48-kHz, 16-bit audio data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UDIO	ADC					
	Input signal level (0-dB)	Single-ended input		0.707		V _{RMS}
	Signal-to-noise ratio, A-weighted ⁽¹⁾ (2)	Fs = 48 kHz, 0 dB PGA gain, MIC1/LINE1 inputs selected and AC-shorted to ground	80	92		dB
	Dynamic range, A-weighted ⁽¹⁾ (2)	Fs = 48 kHz, 1-kHz –60 dB full-scale input applied at MIC1/LINE1 inputs, 0-dB PGA gain		92		dB
HD	Total harmonic distortion	Fs = 48 kHz, 1-kHz –2dB full-scale input applied at MIC1/LINE1 inputs, 0-dB PGA gain		-90 0.003%	-75 0.017%	dB
	Power supply rejection ratio	234 Hz, 100 mVpp on AVDD, DRVDD		46	0.01770	dB
	1 ower supply rejection ratio	1 kHz, -2 dB MIC3L to MIC3R		-80		ub
	ADC channel separation	1 kHz, –2 dB MIC2L to MIC2R				dB
	ABO chamici separation	1 kHz, -2 dB MIC1L to MIC1R		—73		ub.
	ADC gain error	1 kHz input, 0 dB PGA gain		0.7		dB
	ADC programmable gain amplifier maximum gain	1-kHz input tone, $R_{SOURCE} < 50 \Omega$		59.5		dB
	ADC programmable gain amplifier step size			0.5		dB
		MIC1/LINE1 inputs, routed to single ADC Input mix attenuation = 0 dB		20		
		MIC2/LINE2 inputs, input mix attenuation = 0 dB		20		
		MIC3/LINE3 inputs, input mix attenuation = 0 dB		20		
	Input resistance	MIC1/LINE1 inputs, input mix attenuation = -12 dB		80		kΩ
		MIC2/LINE2 inputs, input mix attenuation = -12 dB		80		
		MIC3/LINE3 inputs, input mix attenuation = –12 dB		80		
	Input capacitance	MIC1/LINE1 inputs		10		pF
	Input level control minimum attenuation setting			0		dB
	Input level control maximum attenuation setting			12		dB
	Input level control attenuation step size			1.5		dB
DC D	IGITAL DECIMATION FILTER, Fs =	48 kHz				
	Filter gain from 0 to 0.39 Fs			±0.1		dB
	Filter gain at 0.4125 Fs			-0.25		dB
	Filter gain at 0.45 Fs			-3		dB
	Filter gain at 0.5 Fs			-17.5		dB
	Filter gain from 0.55 Fs to 64 Fs			- 75		dB
	Filter group delay			17/Fs		Sec
CRO	PHONE BIAS					
				2.0		
	Bias voltage	Programmable settings, load = 750 Ω	2.25	2.5 AVDD-0.2	2.75	V
	Current sourcing	2.5 V setting			4	mA

⁽¹⁾ Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a4 20-Hz to 20-kHz bandwidth using an audio analyzer.

⁽²⁾ All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.



ELECTRICAL CHARACTERISTICS (continued) 1

PA	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UDIO DAC		Differential Line output, load = 10 kΩ, 50 pF				
Full gools	differential output voltage	0-dB gain to line outputs. DAC output common-mode		1.414		V _{RMS}
Full-scale	differential output voltage	setting = 1.35 V, output level control gain = 0-dB		4.0		V _{PP}
Signal-to-	noise ratio, A-weighted (3)	Fs = 48 kHz, 0-dB gain to line outputs, zero signal applied, referenced to full-scale input level	90	100		dB
Dynamic	range, A-weighted	Fs = 48 kHz, 0-dB gain to line outputs, 1 kHz –60 dB signal applied		100		dB
Total harr	monic distortion	Fs = 48 kHz, 1 kHz 0 dB input signal applied		-93	-75	dB
Power su	pply rejection ratio	234 Hz, 100 mVpp on AVDD, DRVDD1/2		81		dB
DAC char	nnel separation (left to right)	1-kHz, 0-dB		-100		dB
DAC inter	rchannel gain mismatch	1 kHz input, 0dB gain		0.1		dB
DAC Gair	n Error	1 kHz input, 0dB gain		-0.4		dB
AC DIGITAL INT	ERPOLATION	Fs = 48-kHz				
Passband	d	High-pass filter disabled			0.45×Fs	Hz
Passband	d ripple	High-pass filter disabled		±0.06		dB
Transition	n band		0.45×Fs		0.55×Fs	Hz
Stopband			0.55×Fs		7.5×Fs	Hz
Stopband	attenuation			65		dB
Group de	lay			21/Fs		Sec
TEREO HEADPH	IONE DRIVER	AC-coupled output configuration ⁽³⁾			<u> </u>	
0-dB full-s	scale output voltage	0-dB gain to high power outputs. Output common-mode voltage setting = 1.35 V		0.707		V_{RM}
		First option		1.35		
	nable output common mode	Second option		1.50		V
also)	applicable to Line Outputs	Third option		1.65		V
		Fourth option		1.8		
Maximum control ga	n programmable output level ain			9		dB
Programn gain step	nable output level control size			1		dB
o Maximum	output power	$R_L = 32 \Omega$		15		mV
0 Maximum	i output power	$R_L = 16 \Omega$		30		1110
Signal-to-	noise ratio, A-weighted (4)			94		dB
		1-kHz output, $P_O = 5$ mW, $R_L = 32 \Omega$		-77		
		1-K12 Odiput, 1 0 = 3 IIIVV, IN = 32 12		0.014		
		1-kHz output, $P_O = 10$ mW, $R_L = 32 \Omega$		-76		
Total harr	monic distortion	1 KH2 Odiput, 1 6 = 10 HWV, INC = 32 12		0.016		dB%
Total Harmonic distortion		1-kHz output, P_{Ω} = 10 mW, R_{L} = 16 Ω		-73		ub,
		1 Ki 2 Odiput, 1 0 – 10 Hivv, KL = 10 12		0.022		
		1-kHz output, $P_O = 20$ mW, $R_L = 16 \Omega$		-71		
		1 Ki i 2 Odiput, 1 () – 20 Hivv, KL = 10 12		0.028		
Channel	separation	1 kHz, 0 dB input		90		dB
Power su	pply rejection ratio	217 Hz, 100 mVpp on AVDD, DRVDD1/2		48		dB
Mute atte	nuation	1-kHz output		107		dB

⁽³⁾ Unless otherwise noted, all measurements use output common-mode voltage setting of 1.35 V, 0-dB output level control gain, 16-Ω 4 single-ended load.

⁽⁴⁾ Ratio of output level with a 1-kHz full-scale input, to the output level playing an all-zero signal, measured A-weighted over a 20-Hz to 20-kHz bandwidth.



ELECTRICAL CHARACTERISTICS (continued) 1

At 25°C, AVDD, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48-kHz, 16-bit audio data (unless otherwise noted)


	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	`			
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGIT	AL I/O						
V _{IL} Input low level		I _{IL} = +5-μA		-0.3		0.3 × IOVDD	V
V _{IH}	Input high level (5)	I _{IH} = +5-μΑ		0.7 × IOVDD			V
V _{OL}	Output low level	I _{IH} = 2 TTL load	s			0.1 × IOVDD	V
V _{OH}	Output high level	I _{OH} = 2 TTL load	ds	0.8 × IOVDD			٧
SUPP	LY CURRENT	Fs = 48-kHz					
	Otana dina mbahasah	AVDD+DRVDD Fs = 48-h			3.0		A
	Stereo line playback	DVDD	DVDD drivers off		2.0		mA
	Mono record	AVDD+DRVDDAVDLRLAQQ((Fs = 48-kHz, PLL and AGC off		2		A
	Mono record	DVDD	FS = 46-KHZ, PLL and AGC on	2.7			mA
	Charac record	AVDD+DRVDD	Fo. 40 kHz DH and ACC off	4			no 1
	Stereo record	DVDD	Fs = 48-kHz, PLL and AGC off		3.3		mA
	DLI	AVDD+DRVDD	Additional power consumed when		1.2		A
	PLL	DVDD	PLL is powered		1		mA
		AVDD+DRVDD			3.3		
Headphone amplifier		DVDD	single-ended headphones, DAC and PLL off, no signal applied		0		mA
	Power down	AVDD+DRVDD	All supply voltages applied, all blocks		0.1		μА
Power down		DVDD			0.5		μΑ

⁽⁵⁾ When IOVDD < 1.6 V, minimum V_{IH} is 1.1 V. 4



AUDIO DATA SERIAL INTERFACE TIMING DIAGRAMS 1

All specifications at 25°C, DVDD = 1.8 V. 2



IOVDD = 1.1 V IOVDD = 3.3 V **PARAMETER** UNIT MIN MAX MIN MAX $t_d(WS)$ ADWS/WCLK delay time 50 15 $t_d(DO-WS)$ ADWS/WCLK to DOUT delay time 50 20 ns t_d(DO-BCLK) BCLK to DOUT delay time 50 15 ns $t_s(DI)$ DIN setup time 10 6 ns $t_h(DI)$ DIN hold time 10 6 ns t_r Rise time 30 10 ns Fall time t_f 30 10 ns

NOTE: All timing specifications are measured at characterization but not tested at final test. 7

Figure 2. I²S/LJF/RJF Timing in Master Mode 5



All specifications at 25°C, DVDD = 1.8 V. 1 WCLK BCLK t_d(WS) t_d(DO-BCLK)

 $t_{S}(DI)$ -

T0146-01 2

 $t_h(DI)$ —

	PARAMETER	IOVDD =	1.1 V	IOVDD =	3.3 V	LINUT	5
	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
t _d (WS)	ADWS/WCLK delay time		50		15	ns	
t _d (DO-BCLK)	BCLK to DOUT delay time		50		15	ns	
t _s (DI)	DIN setup time	10		6		ns	
t _h (DI)	DIN hold time	10		6		ns	
t _r	Rise time		30		10	ns	
t _f	Fall time		30		10	ns	Ī


NOTE: All timing specifications are measured at characterization but not tested at final test. 6

Figure 3. DSP Timing in Master Mode 4

T0145-02



All specifications at 25°C, DVDD = 1.8 V. 1



IOVDD = 1.1 V IOVDD = 3.3 V5 UNIT **PARAMETER** MIN MAX MIN MAX t_H(BCLK) 70 35 BCLK high period ns t_L(BCLK) 70 35 BCLK low period ns $t_s(WS)$ ADWS/WCLK setup time 10 6 ns $t_h(WS)$ ADWS/WCLK hold time 10 6 ns $t_d(DO-WS)$ ADWS/WCLK to DOUT delay time (for LJF Mode only) 50 35 ns t_d(DO-BCLK) BCLK to DOUT delay time 50 20 ns $t_s(DI)$ DIN setup time 10 6 ns $t_h(DI)$ DIN hold time 10 6 ns Rise time 8 ns Fall time 8 4 ns


NOTE: All timing specifications are measured at characterization but not tested at final test. 6

Figure 4. I²S/LJF/RJF Timing in Slave Mode 4

10



All specifications at 25°C, DVDD = 1.8 V.1



T0146-02 2


	DADAMETED	IOVDD = 1.1 V		IOVDD = 3.3 V		UNIT		
	(BCLK) BCLK low period (WS) ADWS/WCLK setup time (WS) ADWS/WCLK hold time (DO-BCLK) BCLK to DOUT delay time (DI) DIN setup time	MIN	MAX	MIN	MAX	ONIT		
t _H (BCLK)	BCLK high period	70		35		ns		
t _L (BCLK)	BCLK low period	70		35		ns		
t _s (WS)	ADWS/WCLK setup time	10		8		ns		
t _h (WS)	ADWS/WCLK hold time	10		8		ns		
t _d (DO-BCLK)	BCLK to DOUT delay time		50		20	ns		
t _s (DI)	DIN setup time	10		6		ns		
t _h (DI)	DIN hold time	10		6		ns		
t _r	Rise time		8		4	ns		
t _f	Fall time		8		4	ns		

NOTE: All timing specifications are measured at characterization but not tested at final test. 6

Figure 5. DSP Timing in Slave Mode 5



TYPICAL CHARACTERISTICS 1






Figure 7. Headphone Power vs THD, 32 Ω Load 4




Figure 8. DAC to Line Output FFT Plot 7



TYPICAL CHARACTERISTICS (continued) 1




Figure 9. Line Input to ADC FFT Plot 3




Figure 10. Speaker Power vs THD, 8 Ω Load 5






Figure 11. ADC SNR vs PGA Gain Setting, -65 dBFS Input 3



Figure 12. ADC Gain Error vs PGA Gain Setting 5



TYPICAL CHARACTERISTICS (continued) 1




Figure 13. MICBIAS Output Voltage vs AVDD 3




Figure 14. MICBIAS Output Voltage vs Ambient Temperature 5



TYPICAL CHARACTERISTICS (continued) 1

TYPICAL CIRCUIT CONFIGURATION




Figure 15. Typical Connections for Headphone and Speaker Drive 3






Figure 16. Typical Connections for Capless Headphone and External Speaker Amp 3



OVERVIEW 1

The TLV320AlC32 is a highly flexible, low power, stereo audio codec with extensive feature integration, intended 2 for applications in smartphones, PDAs, and portable computing, communication, and entertainment applications. Available in a 5 x 5 mm, 32-lead QFN, the product integrates a host of features to reduce cost, board space, and power consumption in space-constrained, battery-powered, portable applications.

The TLV320AIC32 consists of the following blocks: 3

- Stereo audio multi-bit delta-sigma DAC (8 kHz 96 kHz)
- Stereo audio multi-bit delta-sigma ADC (8 kHz 96 kHz)
- Programmable digital audio effects processing (3-D, bass, treble, mid-range, EQ, de-emphasis)
- Six audio inputs
- Four high-power audio output drivers (headphone/speaker drive capability)
- Three fully differential line output drivers
- Fully programmable PLL
- Headphone/headset jack detection with interrupt

HARDWARE RESET 5

The TLV320AlC32 requires <u>a hardware</u> reset after power-up for proper operation. After all power supplies are at 6 their specified values, the RESET pin must be driven low for at least 10 ns. If this reset sequence is not performed, the 'AlC32 may not respond properly to register reads/writes.

DIGITAL CONTROL SERIAL INTERFACE 7

The register map of the TLV320AlC32 actually consists of multiple pages of registers, with each page containing 8 128 registers. The register at address zero on each page is used as a page-control register, and writing to this register determines the active page for the device. All subsequent read/write operations will access the page that is active at the time, unless a register write is performed to change the active page. Only two pages of registers are implemented in this product, with the active page defaulting to page 0 upon device reset.

For example, at device reset, the active page defaults to page 0, and thus all register read/write operations for 9 addresses 1 to 127 will access registers in page 0. If registers on page 1 must be accessed, the user must write the 8-bit sequence 0x01 to register 0, the page control register, to change the active page from page 0 to page 1. After this write, it is recommended the user also read back the page control register, to safely ensure the change in page control has occurred properly. Future read/write operations to addresses 1 to 127 will now access registers in page 1. When page 0 registers must be accessed again, the user writes the 8-bit sequence 0x00 to register 0, the page control register, to change the active page back to page 0. After a recommended read of the page control register, all further read/write operations to addresses 1 to 127 will now access page 0 registers again.

I²C CONTROL INTERFACE 10

The TLV320AlC32 supports the I²C control protocol using 7-bit addressing and is capable of both standard and 11 fast modes. For I²C fast mode, note that the minimum timing for each of tHD-STA, tSU-STA, and tSU-STO is 2.0 µs, as seen in Figure 17. The TLV320AlC32 will respond to the I²C address of 0011000. I2C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I²C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pull-up resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.






Figure 17. I²C Interface Timing 2

Communication on the I²C bus always takes place between two devices, one acting as the master and the other 3 acting as the slave. Both masters and slaves can read and write, but slaves can only do so under the direction of the master. Some I²C devices can act as masters or slaves, but the TLV320AlC32 can only act as a slave device.

An I²C bus consists of two lines, SDA and SCL. SDA carries data; SCL provides the clock. All data is transmitted 4 across the I²C bus in groups of eight bits. To send a bit on the I²C bus, the SDA line is driven to the appropriate level while SCL is LOW (a LOW on SDA indicates the bit is zero; a HIGH indicates the bit is one). Once the SDA line has settled, the SCL line is brought HIGH, then LOW. This pulse on SCL clocks the SDA bit into the receivers shift register.

The I²C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a master reads 5 from a slave, the slave drives the data line; when a master sends to a slave, the master drives the data line. Under normal circumstances the master drives the clock line.

Most of the time the bus is idle, no communication is taking place, and both lines are HIGH. When 6 communication is taking place, the bus is active. Only master devices can start a communication. They do this by causing a START condition on the bus. Normally, the data line is only allowed to change state while the clock line is LOW. If the data line changes state while the clock line is HIGH, it is either a START condition or its counterpart, a STOP condition. A START condition is when the clock line is HIGH and the data line goes from HIGH to LOW. A STOP condition is when the clock line is HIGH and the data line goes from LOW to HIGH.

After the master issues a START condition, it sends a byte that indicates which slave device it wants to 7 communicate with. This byte is called the address byte. Each device on an I²C bus has a unique 7-bit address to which it responds. (Slaves can also have 10-bit addresses; see the I²C specification for details.) The master sends an address in the address byte, together with a bit that indicates whether it wishes to read from or write to the slave device.

Every byte transmitted on the I²C bus, whether it is address or data, is acknowledged with an acknowledge bit. 8 When a master has finished sending a byte (eight data bits) to a slave, it stops driving SDA and waits for the slave to acknowledge the byte. The slave acknowledges the byte by pulling SDA LOW. The master then sends a clock pulse to clock the acknowledge bit. Similarly, when a master has finished reading a byte, it pulls SDA LOW to acknowledge this to the slave. It then sends a clock pulse to clock the bit.

A not-acknowledge is performed by simply leaving SDA HIGH during an acknowledge cycle. If a device is not 9 present on the bus, and the master attempts to address it, it will receive a not-acknowledge because no device is present at that address to pull the line LOW.

When a master has finished communicating with a slave, it may issue a STOP condition. When a STOP 10 condition is issued, the bus becomes idle again. A master may also issue another START condition. When a START condition is issued while the bus is active, it is called a repeated START condition.



The TLV320AlC32 also responds to and acknowledges a General Call, which consists of the master issuing a command with a slave address byte of 00H.




Figure 18. I2C Write 3




Figure 19. I2C Read 5

In the case of an I²C register write, if the master does not issue a STOP condition, then the device enters 6 auto-increment mode. So in the next eight clocks, the data on SDA is treated as data for the next incremental register.

Similarly, in the case of an I²C register read, after the device has sent out the 8-bit data from the addressed 7 register, if the master issues a ACKNOWLEDGE, the slave takes over control of SDA bus and transmit for the next 8 clocks the data of the next incremental register.

DIGITAL AUDIO DATA SERIAL INTERFACE 8

Audio data is transferred between the host processor and the TLV320AlC32 via the digital audio data serial 9 interface, or *audio bus*. The audio bus of the TLV320AlC32 can be configured for left or right justified, I2S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock (WCLK) and bit clock (BCLK) can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors

The word clock (WCLK) is used to define the beginning of a frame, and may be programmed as either a pulse or 10 a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock (BCLK) is used to clock in and out the digital audio data across the serial bus. When in Master mode, this signal can be programmed in two further modes: continuous transfer mode, and 256-clock mode. In continuous transfer mode, only the minimal number of bit clocks needed to transfer the audio data are generated, so in general the number of bit clocks per frame will be two times the data width. For example, if data width is chosen as 16-bits, then 32 bit clocks will be generated per frame. If the bit clock signal in master mode will be used by a PLL in another device, it is recommended that the 16-bit or 32-bit data width selections be used. These cases result in a low jitter bit clock signal being generated, having frequencies of 32×Fs or 64×Fs. In the cases of 20-bit and 24-bt data width in master mode, the bit clocks generated in each frame will not all be of equal period, due to the device not having a clean 40×Fs or 48×Fs clock signal readily available. The average frequency of the bit clock signal is still accurate in these cases (being 40×Fs or 48×Fs), but the resulting clock signal has higher jitter than in the 16-bit and 32-bit cases.



In 256-clock mode, a constant 256 bit clocks per frame are generated, independent of the data width chosen. 1 The TLV320AlC32 further includes programmability to tri-state the DOUT line during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data will begin, time-division multiplexing (TDM) can be accomplished, resulting in multiple codecs able to use a single audio serial data bus.

When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface will be put into a tri-state output condition.

RIGHT JUSTIFIED MODE 3

In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling 4 edge of word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock.




Figure 20. Right Justified Serial Bus Mode Operation 6

LEFT JUSTIFIED MODE 7

In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling 8 edge of the word clock. Similarly the MSB of the left channel is valid on the rising edge of the bit clock following the rising edge of the word clock.




Figure 21. Left Justified Serial Data Bus Mode Operation 10

I2S MODE 11

In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge 12 of the word clock. Similarly the MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock.






Figure 22. I2S Serial Data Bus Mode Operation 2

DSP MODE 3

In DSP mode, the rising edge of the word clock starts the data transfer with the left channel data first and immediately followed by the right channel data. Each data bit is valid on the falling edge of the bit clock.




Figure 23. DSP Serial Bus Mode Operation 6

TDM DATA TRANSFER 7

Time-division multiplexed data transfer can be realized in any of the above transfer modes if the 256-clock bit 8 clock mode is selected, although it is recommended to be used in either left-justified mode or DSP mode. By changing the programmable offset, the bit clock in each frame where the data begins can be changed, and the serial data output driver (DOUT) can also be programmed to tri-state during all bit clocks except when valid data is being put onto the bus. This allows other codecs to be programmed with different offsets and to drive their data onto the same DOUT line, just in a different slot. For incoming data, the codec simply ignores data on the bus except where it is expected based on the programmed offset.

Note that the location of the data when an offset is programmed is different, depending on what transfer mode is 9 selected. In DSP mode, both left and right channels of data are transferred immediately adjacent to each other in the frame. This differs from left-justified mode, where the left and right channel data will always be a half-frame apart in each frame. In this case, as the offset is programmed from zero to some higher value, both the left and right channel data move across the frame, but still stay a full half-frame apart from each other. This is depicted in Figure 24 for the two cases.

2 Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated




Figure 24. DSP Mode and Left Justified Modes, Showing the 2
Effect of a Programmed Data Word Offset

AUDIO DATA CONVERTERS 3

The TLV320AlC32 supports the following standard audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 4 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz. The converters can also operate at different sampling rates in various combinations, which are described further below.

The data converters are based on the concept of an Fsref rate that is used internal to the part, and it is related to 5 the actual sampling rates of the converters through a series of ratios. For typical sampling rates, Fsref will be either 44.1 kHz or 48 kHz, although it can realistically be set over a wider range of rates up to 53 kHz, with additional restrictions applying if the PLL is used. This concept is used to set the sampling rates of the ADC and DAC, and also to enable high quality playback of low sampling rate data, without high frequency audible noise being generated.

The sampling rate of the ADC and DAC can be set to Fsref/NDAC or 2×Fsref/NDAC, with NDAC being 1, 1.5, 2,6 2.5, 3, 3.5, 4, 4.5, 5, 5.5, or 6.

AUDIO CLOCK GENERATION 7

The audio converters in the TLV320AlC32 need an internal audio master clock at a frequency of 256xFsref, 8 which can be obtained in a variety of manners from an external clock signal applied to the device.

A more detailed diagram of the audio clock section of the TLV320AlC32 is shown in Figure 25. 9






Figure 25. Audio Clock Generation Processing 2

The part can accept an MCLK input from 512 kHz to 50 MHz, which can then be passed through either a 3 programmable divider or a PLL, to get the proper internal audio master clock needed by the part. The BCLK input can also be used to generate the internal audio master clock.

A primary concern is proper operation of the codec at various sample rates with the limited MCLK frequencies 4 available in the system. This device includes a highly programmable PLL to accommodate such situations easily. The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with particular focus paid to the standard MCLK rates already widely used.

When the PLL is disabled,

Fsref = CLKDIV IN / (128 x Q)

Where Q = 2, 3, ..., 17

CLKDIV_IN can be MCLK or BCLK, selected by register 102, bits D7-D6.

NOTE – when NDAC = 1.5, 2.5, 3.5, 4.5, or 5.5, odd values of Q are not allowed. In this mode, MCLK can be as high as 50 MHz, and Fsref should fall within 39 kHz to 53 kHz.

24

Submit Documentation Feedback

www.ti.com

```
When the PLL is enabled,

Fsref = (PLLCLK_IN × K × R) / (2048 × P), where

P = 1, 2, 3,..., 8

R = 1, 2, ..., 16

K = J.D

J = 1, 2, 3, ..., 63

D = 0000, 0001, 0002, 0003, ..., 9998, 9999

PLLCLK_IN can be MCLK or BCLK, selected by Page 0, register 102, bits D5-D4
```

P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of precision).

Examples: 3

```
If K = 8.5, then J = 8, D = 5000

If K = 7.12, then J = 7, D = 1200

If K = 14.03, then J = 14, D = 0300

If K = 6.0004, then J = 6, D = 0004
```

When the PLL is enabled and D = 0000, the following conditions must be satisfied to meet specified 5 performance:

```
2 MHz \leq ( PLLCLK_IN / P ) \leq 20 MHz
80 MHz \leq (PLLCLK_IN \times K \times R / P ) \leq 110 MHz
4 \leq J \leq 55
```

When the PLL is enabled and D≠0000, the following conditions must be satisfied to meet specified performance:

```
10 MHz \leq PLLCLK _IN / P \leq 20 MHz
80 MHz \leq PLLCLK _IN \times K \times R / P \leq 110 MHz
4 \leq J \leq 11
R = 1
```

Example: 6

```
MCLK = 12 MHz and Fsref = 44.1 kHz

Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264
```

Example: 8

```
MCLK = 12 MHz and Fsref = 48.0 \text{ kHz}
Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920
```



The table below lists several example cases of typical MCLK rates and how to program the PLL to achieve 1 Fsref = 44.1 kHz or 48 kHz.

Fsref = 44.1 kHz						
MCLK (MHz)	Р	R	J	D	ACHIEVED FSREF	% ERROR
2.8224	1	1	32	0	44100.00	0.0000
5.6448	1	1	16	0	44100.00	0.0000
12.0	1	1	7	5264	44100.00	0.0000
13.0	1	1	6	9474	44099.71	0.0007
16.0	1	1	5	6448	44100.00	0.0000
19.2	1	1	4	7040	44100.00	0.0000
19.68	1	1	4	5893	44100.30	-0.0007
48.0	4	1	7	5264	44100.00	0.0000
Fsref = 48 kHz						
MCLK (MHz)	Р	R	J	D	ACHIEVED FSREF	% ERROR
2.048	1	1	48	0	48000.00	0.0000
3.072	1	1	32	0	48000.00	0.0000
4.096	1	1	24	0	48000.00	0.0000
6.144	1	1	16	0	48000.00	0.0000
8.192	1	1	12	0	48000.00	0.0000
12.0	1	1	8	1920	48000.00	0.0000
13.0	1	1	7	5618	47999.71	0.0006
16.0	1	1	6	1440	48000.00	0.0000
19.2	1	1	5	1200	48000.00	0.0000
19.68	1	1	4	9951	47999.79	0.0004
48.0	4	1	8	1920	48000.00	0.0000

STEREO AUDIO ADC 3

The TLV320AIC32 includes a stereo audio ADC, which uses a delta-sigma modulator with 128-times 4 oversampling in single-rate mode, followed by a digital decimation filter. The ADC supports sampling rates from 8 kHz to 48 kHz in single-rate mode, and up to 96 kHz in dual-rate mode. Whenever the ADC or DAC is in operation, the device requires an audio master clock be provided and appropriate audio clock generation be setup within the part.

In order to provide optimal system power dissipation, the stereo ADC can be powered one channel at a time, to 5 support the case where only mono record capability is required. In addition, both channels can be fully powered or entirely powered down.

The integrated digital decimation filter removes high-frequency content and downsamples the audio data from an 6 initial sampling rate of 128 Fs to the final output sampling rate of Fs. The decimation filter provides a linear phase output response with a group delay of 17/Fs. The -3 dB bandwidth of the decimation filter extends to 0.45 Fs and scales with the sample rate (Fs). The filter has minimum 75dB attenuation over the stopband from 0.55 Fs to 64 Fs. Independent digital highpass filters are also included with each ADC channel, with a corner frequency that can be independently set to three different settings or can be disabled entirely.

Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering, 7 requirements for analog anti-aliasing filtering are very relaxed. The TLV320AlC32 integrates a second order analog anti-aliasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimation filter, provides sufficient anti-aliasing filtering without requiring additional external components.

The ADC is preceded by a programmable gain amplifier (PGA), which allows analog gain control from 0 dB to $8\,$ 59.5 dB in steps of 0.5 dB. The PGA gain changes are implemented with an internal soft-stepping algorithm that only changes the actual volume level by one 0.5-dB step every one or two ADC output samples, depending on the register programming (see registers Page-0/Reg-19 and 22). This soft-stepping ensures that volume control changes occur smoothly with no audible artifacts. On reset, the PGA gain defaults to a mute condition, and upon

Product Folder Link(s): TLV320AIC32

www.ti.com

power down, the PGA soft-steps the volume to mute before shutting down. A read-only flag is set whenever the 1 gain applied by PGA equals the desired value set by the register. The soft-stepping control can also be disabled by programming a register bit. When soft stepping is enabled, the audio master clock must be applied to the part after the ADC power down register is written to ensure the soft-stepping to mute has completed. When the ADC powerdown flag is no longer set, the audio master clock can be shut down.

AUTOMATIC GAIN CONTROL (AGC) 2

An automatic gain control (AGC) circuit is included with the ADC and can be used to maintain nominally constant 3 output signal amplitude when recording speech signals (it can be fully disabled if not desired). This circuitry automatically adjusts the PGA gain as the input signal becomes overly loud or very weak, such as when a person speaking into a microphone moves closer or farther from the microphone. The AGC algorithm has several programmable settings, including target gain, attack and decay time constants, noise threshold, and maximum PGA gain applicable that allow the algorithm to be fine tuned for any particular application. The algorithm uses the absolute average of the signal (which is the average of the absolute value of the signal) as a measure of the nominal amplitude of the output signal.

Note that completely independent AGC circuitry is included with each ADC channel with entirely independent 4 control over the algorithm from one channel to the next. This is attractive in cases where two microphones are used in a system, but may have different placement in the end equipment and require different dynamic performance for optimal system operation.

Target gain represents the nominal output level at which the AGC attempts to hold the ADC output signal level. 5 The TLV320AlC32 allows programming of eight different target gains, which can be programmed from –5.5 dB to –24 dB relative to a full-scale signal. Since the device reacts to the signal absolute average and not to peak levels, it is recommended that the larger gain be set with enough margin to avoid clipping at the occurrence of loud sounds.

Attack time determines how quickly the AGC circuitry reduces the PGA gain when the input signal is too loud. If can be varied from 8 ms to 20 ms.

Decay time determines how quickly the PGA gain is increased when the input signal is too low. It can be varied in the range from 100 ms to 500 ms.

Noise gate threshold determines the level below which if the input speech average value falls, AGC considers it 8 as a silence and hence brings down the gain to 0 dB in steps of 0.5 dB every FS and sets the noise threshold flag. The gain stays at 0 dB unless the input speech signal average rises above the noise threshold setting. This ensures that noise does not get gained up in the absence of speech. Noise threshold level in the AGC algorithm is programmable from -30 dB to -90 dB relative to full scale. A disable noise gate feature is also available. This operation includes programmable debounce and hysteresis functionality to avoid the AGC gain from cycling between high gain and 0 dB when signals are near the noise threshold level. When the noise threshold flag is set, the status of gain applied by the AGC and the saturation flag should be ignored.

Maximum PGA gain applicable allows the user to restrict the maximum PGA gain that can be applied by the 9 AGC algorithm. This can be used for limiting PGA gain in situations where environmental noise is greater than programmed noise threshold. It can be programmed from 0 dB to +59.5 dB in steps of 0.5 dB.






Figure 26. Typical Operation of the AGC Algorithm During Speech Recording 2

Note that the time constants here are correct when the ADC is not in double-rate audio mode. The time 3 constants are achieved using the Fsref value programmed in the control registers. However, if the Fsref is set in the registers to, for example, 48 kHz, but the actual audio clock or PLL programming actually results in a different Fsref in practice, then the time constants would not be correct.

STEREO AUDIO DAC 4

The TLV320AlC32 includes a stereo audio DAC supporting sampling rates from 8 kHz to 96 kHz. Each channel 5 of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 x Fsref and changing the oversampling ratio as the input sample rate is changed. For an Fsref of 48 kHz, the digital delta-sigma modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated within the delta-sigma modulator stays low within the frequency band below 20 kHz at all sample rates. Similarly, for an Fsref rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.

The following restrictions apply in the case when the PLL is powered down and double-rate audio mode is enabled in the DAC.

Allowed Q values = 4, 8, 9, 12, 16

Q values where equivalent Fsref can be achieved by turning on PLL

Q = 5, 6, 7 (set P = 5 / 6 / 7 and K = 16.0 and PLL enabled)

Q = 10, 14 (set P = 5, 7 and K = 8.0 and PLL enabled)

DIGITAL AUDIO PROCESSING 8

The DAC channel consists of optional filters for de-emphasis and bass, treble, midrange level adjustment, 9 speaker equalization, and 3-D effects processing. The de-emphasis function is implemented by a programmable digital filter block with fully programmable coefficients (see Page-1/Reg-21-26 for left channel, Page-1/Reg-47-52 for right channel). If de-emphasis is not required in a particular application, this programmable filter block can be used for some other purpose. The de-emphasis filter transfer function is given by:

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated

www.ti.com

$$H(z) = \frac{N0 + N1 \times z^{-1}}{32768 - D1 \times z^{-1}}$$
(1)

where the N0, N1, and D1 coefficients are fully programmable individually for each channel. The coefficients that 2 should be loaded to implement standard de-emphasis filters are given in Table 2.

Table 2. De-Emphasis Coefficients for Common Audio Sampling Rates 3

SAMPLING FREQUENCY	N0	N1	D1	4
32-kHz	16950	-1220	17037	
44.1-kHz	15091	-2877	20555	
48-kHz ⁽¹⁾	14677	-3283	21374	

(1) Default De-emphasis Coefficients 5

In addition to the de-emphasis filter block, the DAC digital effects processing includes a fourth order digital IIR 6 filter with programmable coefficients (one set per channel). This filter is implemented as cascade of two biquad sections with frequency response given by:

$$\left(\frac{\text{N0} + 2 \times \text{N1} \times \text{z}^{-1} + \text{N2} \times \text{z}^{-2}}{32768 - 2 \times \text{D1} \times \text{z}^{-1} - \text{D2} \times \text{z}^{-2}} \right) \left(\frac{\text{N3} + 2 \times \text{N4} \times \text{z}^{-1} + \text{N5} \times \text{z}^{-2}}{32768 - 2 \times \text{D4} \times \text{z}^{-1} - \text{D5} \times \text{z}^{-2}} \right)^{7}$$
(2)

The N and D coefficients are fully programmable, and the entire filter can be enabled or bypassed. The structure 8 of the filtering when configured for independent channel processing is shown below in Figure 27, with LB1 corresponding to the first left-channel biquad filter using coefficients N0, N1, N2, D1, and D2. LB2 similarly corresponds to the second left-channel biquad filter using coefficients N3, N4, N5, D4, and D5. The RB1 and RB2 filters refer to the first and second right-channel biquad filters, respectively.




Figure 27. Structure of the Digital Effects Processing for Independent Channel Processing 10

The coefficients for this filter implement a variety of sound effects, with bass-boost or treble boost being the most 11 commonly used in portable audio applications. The default N and D coefficients in the part are given in Table 3 and implement a shelving filter with 0-dB gain from DC to approximately 150 Hz, at which point it rolls off to a 3-dB attenuation for higher frequency signals, thus giving a 3-dB boost to signals below 150 Hz. The N and D coefficients are represented by 16-bit two's complement numbers with values ranging from –32768 to 32767.

Copyright © 2005–2008, Texas Instruments Incorporated



Table 3. Default Digital Effects Processing Filter Coefficients, 1
When in Independent Channel Processing Configuration

	Coefficients			2	
N0 = N3	N1 = N4	N2 = N5	D1 = D4	D2=D5	
27619	-27034	26461	32131	-31506	

The digital processing also includes capability to implement 3-D processing algorithms by providing means to 3 process the mono mix of the stereo input, and then combine this with the individual channel signals for stereo output playback. The architecture of this processing mode, and the programmable filters available for use in the system, is shown in Figure 28. Note that the programmable attenuation block provides a method of adjusting the level of 3-D effect introduced into the final stereo output. This combined with the fully programmable biquad filters in the system enables the user to fully optimize the audio effects for a particular system and provide extensive differentiation from other systems using the same device.




Figure 28. Architecture of the Digital Audio Processing When 3-D Effects are Enabled 5

It is recommended that the digital effects filters should be disabled while the filter coefficients are being modified. 6 While new coefficients are being written to the device over the control port, it is possible that a filter using partially updated coefficients may actually implement an unstable system and lead to oscillation or objectionable audio output. By disabling the filters, changing the coefficients, and then re-enabling the filters, these types of effects can be entirely avoided.

DIGITAL INTERPOLATION FILTER 7

The digital interpolation filter upsamples the output of the digital audio processing block by the required 8 oversampling ratio before data is provided to the digital delta-sigma modulator and analog reconstruction filter stages. The filter provides a linear phase output with a group delay of 21/Fs. In addition, programmable digital interpolation filtering is included to provide enhanced image filtering and reduce signal images caused by the upsampling process that are below 20 kHz. For example, upsampling an 8-kHz signal produces signal images at multiples of 8-kHz (i.e., 8 kHz, 16 kHz, 24 kHz, etc.). The images at 8 kHz and 16 kHz are below 20 kHz and still audible to the listener; therefore, they must be filtered heavily to maintain a good quality output. The interpolation filter is designed to maintain at least 65-dB rejection of images that land below 7.455 Fs. In order to utilize the programmable interpolation capability, the Fsref should be programmed to a higher rate (restricted to be in the range of 39 kHz to 53 kHz when the PLL is in use), and the actual Fs is set using the NDAC divider. For example, if Fs = 8 kHz is required, then Fsref can be set to 48 kHz, and the DAC Fs set to Fsref/6. This ensures that all images of the 8-kHz data are sufficiently attenuated well beyond a 20-kHz audible frequency range.



DELTA-SIGMA AUDIO DAC 1

The stereo audio DAC incorporates a third order multi-bit delta-sigma modulator followed by an analog 2 reconstruction filter. The DAC provides high-resolution, low-noise performance, using oversampling and noise shaping techniques. The analog reconstruction filter design consists of a 6-tap analog FIR filter followed by a continuous time RC filter. The analog FIR operates at a rate of 128 x Fsref (6.144 MHz when Fsref = 48 kHz, 5.6448 MHz when Fsref = 44.1 kHz). Note that the DAC analog performance may be degraded by excessive clock jitter on the MCLK input. Therefore, care must be taken to keep jitter on this clock to a minimum.

AUDIO DAC DIGITAL VOLUME CONTROL3

The audio DAC includes a digital volume control block which implements a programmable digital gain. The 4 volume level can be varied from 0 dB to -63.5 dB in 0.5-dB steps, in addition to a mute bit, independently for each channel. The volume level of both channels can also be changed simultaneously by the master volume control. Gain changes are implemented with a soft-stepping algorithm, which only changes the actual volume by one step per input sample, either up or down, until the desired volume is reached. The rate of soft-stepping can be slowed to one step per two input samples through a register bit.

Because of soft-stepping, the host does not know when the DAC has been actually muted. This may be 5 important if the host wishes to mute the DAC before making a significant change, such as changing sample rates. In order to help with this situation, the device provides a flag back to the host via a read-only register bit that alerts the host when the part has completed the soft-stepping and the actual volume has reached the desired volume level. The soft-stepping feature can be disabled through register programming. If soft-stepping is enabled, the MCLK signal should be kept applied to the device until the DAC power-down flag is set. When this flag is set, the internal soft-stepping process and power down sequence is complete, and the MCLK can then be stopped if desired.

The TLV320AlC32 also includes functionality to detect when the user switches on or off the de-emphasis or 6 digital audio processing functions, to first (1) soft-mute the DAC volume control, (2) change the operation of the digital effects processing, and (3) soft-unmute the part. This avoids any possible pop/clicks in the audio output due to instantaneous changes in the filtering. A similar algorithm is used when first powering up or down the DAC. The circuit begins operation at power up with the volume control muted, then soft-steps it up to the desired volume level. At power down, the logic first soft-steps the volume down to a mute level, then powers down the circuitry.

ANALOG OUTPUT COMMON-MODE ADJUSTMENT 7

The output common-mode voltage and output range of the analog output are determined by an internal bandgap 8 reference, in contrast to other codecs that may use a divided version of the supply. This scheme is used to reduce the coupling of noise that may be on the supply (such as 217-Hz noise in a GSM cellphone) into the audio signal path.

However, due to the possible wide variation in analog supply range (2.7 V - 3.6 V), an output common-mode 9 voltage setting of 1.35 V, which would be used for a 2.7 V supply case, will be overly conservative if the supply is actually much larger, such as 3.3 V or 3.6 V. In order to optimize device operation, the TLV320AlC32 includes a programmable output common-mode level, which can be set by register programming to a level most appropriate to the actual supply range used by a particular customer. The output common-mode level can be varied among four different values, ranging from 1.35 V (most appropriate for low supply ranges, near 2.7 V) to 1.8 V (most appropriate for high supply ranges, near 3.6 V). Note that there is also some limitation on the range of DVDD voltage as well in determining which setting is most appropriate.

Table 4. Appropriate Settings 10

CM SETTING	RECOMMENDED AVDD, DRVDD	RECOMMENDED DVDD	1
1.35	2.7 V – 3.6 V	1.65 V – 1.95 V	
1.50	3.0 V – 3.6 V	1.65 V – 1.95 V	
1.65 V	3.3 V – 3.6 V	1.8 V – 1.95 V	
1.8 V	3.6 V	1.95 V	



AUDIO DAC POWER CONTROL¹

The stereo DAC can be fully powered up or down, and in addition, the analog circuitry in each DAC channel can 2 be powered up or down independently. This provides power savings when only a mono playback stream is needed.

AUDIO ANALOG INPUTS 3

The TLV320AlC3105 includes six single-ended audio inputs. These pins connect through series resistors and 4 switches to the virtual ground terminals of two fully differential opamps (one per ADC/PGA channel). By selecting to turn on only one set of switches per opamp at a time, the inputs can be effectively muxed to each ADC PGA channel.

By selecting to turn on multiple sets of switches per opamp at a time, mixing can also be achieved. Mixing of 5 multiple inputs can easily lead to PGA outputs that exceed the range of the internal opamps, resulting in saturation and clipping of the mixed output signal. Whenever mixing is being implemented, the user should take adequate precautions to avoid such a saturation case from occurring. In general, the mixed signal should not exceed 2 Vp-p (single-ended).

In most mixing applications, there is also a general need to adjust the levels of the individual signals being 6 mixed. For example, if a soft signal and a large signal are to be mixed and played together, the soft signal generally should be amplified to a level comparable to the large signal before mixing. In order to accommodate this need, the TLV320AlC3105 includes input level control on each of the individual inputs before they are mixed or muxed into the ADC PGAs, with gain programmable from 0 dB to –12 dB in 1.5 dB steps. Note that this input level control is not intended to be a volume control, but instead used occasionally for level setting. Soft-stepping of the input level control settings is implemented in this device, with the speed and functionality following the settings used by the ADC PGA for soft-stepping.

Figure 29 shows the single-ended mixing configuration for the left channel ADC PGA, which enables mixing of 7 the signals LINE1L, LINE2L, LINE1R, MIC3L, and MIC3R. The right channel ADC PGA mix is similar, enabling mixing of the signals LINE1R, LINE2R, LINE1L, MIC3L, and MIC3R.




Figure 29. Left Channel Single-Ended Analog Input Mixing Configuration 9

32

www.ti.com

ANALOG INPUT BYPASS PATH FUNCTIONALITY 1

The TLV320AlC3105 includes the additional ability to route some analog input signals past the integrated data 2 converters, for mixing with other analog signals and then direction connection to the output drivers. This capability is useful in a cellphone, for example, when a separate FM radio device provides a stereo analog output signal that needs to be routed to headphones. The TLV320AlC3105 supports this in a low power mode by providing a direct analog path through the device to the output drivers, while all ADCs and DACs can be completely powered down to save power. When programmed correctly, the device can pass the signal LINE2L and LINE2R to the output stage directly.

ADC PGA SIGNAL BYPASS PATH FUNCTIONALITY 3

In addition to the input bypass path described above, the TLV320AlC32 also includes the ability to route the ADC 4 PGA output signals past the ADC, for mixing with other analog signals and then direction connection to the output drivers. These bypass functions are described in more detail in the sections on output mixing and output driver configurations.

INPUT IMPEDANCE AND VCM CONTROL5

The TLV320AlC32 includes several programmable settings to control analog input pins, particularly when they 6 are not selected for connection to an ADC PGA. The default option allows unselected inputs to be put into a tri-state condition, such that the input impedance seen looking into the device is extremely high. Note, however, that the pins on the device do include protection diode circuits connected to AVDD and AVSS. Thus, if any voltage is driven onto a pin approximately one diode drop (~0.6 V) above AVDD or one diode drop below AVSS, these protection diodes will begin conducting current, resulting in an effective impedance that no longer appears as a tri-state condition.

Another programmable option for unselected analog inputs is to weakly hold them at the common-mode input 7 voltage of the ADC PGA (which is determined by an internal bandgap voltage reference). This is useful to keep the ac-coupling capacitors connected to analog inputs biased up at a normal DC level, thus avoiding the need for them to charge up suddenly when the input is changed from being unselected to selected for connection to an ADC PGA. This option is controlled in Page-0/Reg-20 and 23. The user should ensure this option is disabled when an input is selected for connection to an ADC PGA or selected for the analog input bypass path, since it can corrupt the recorded input signal if left operational when an input is selected.

In most cases, the analog input pins on the TLV320AlC32 should be ac-coupled to analog input sources, the 8 only exception to this generally being if an ADC is being used for DC voltage measurement. The ac-coupling capacitor will cause a highpass filter pole to be inserted into the analog signal path, so the size of the capacitor must be chosen to move that filter pole sufficiently low in frequency to cause minimal effect on the processed analog signal. The input impedance of the analog inputs when selected for connection to an ADC PGA varies with the setting of the input level control, starting at approximately 20 k Ω with an input level control setting of 0-dB, and increasing to approximately 80-k Ω when the input level control is set at -12 dB. For example, using a 0.1 μ F ac-coupling capacitor at an analog input will result in a highpass filter pole of 80 Hz when the 0 dB input level control setting is selected.

PASSIVE ANALOG BYPASS DURING POWER DOWN 9

Programming the TLV320AlC3105 to passive analog bypass occurs by configuring the output stage switches for 10 passthrough. This is done by opening switches SW-L0, SW-R0 and closing either SW-L1 or SW-L2 and SW-R1 or SW-R2. See Figure 30. Programming this mode is done by writing to page 0, register 108.

Connecting the MIC1L/LINE1L input signal to LEFT_LOP is done by closing SW-L1 and opening SW-L0; this 11 action is done by writing a 1 to page 0, register 108, bit D0. Connecting the MIC2L/LINE2L input signal to LEFT_LOP is done by closing SW-L2 and opening SW-L0; this action is done by writing a 1 to page 0, register 108, bit D2.

Connecting the MIC1R/LINE1R input signal to RIGHT_LOP is done by closing SW-R1 and opening SW-R0; this 12 action is done by writing a 1 to page 0, register 108, bit D4. Connecting the MIC2R/LINE2R input signal to RIGHT_LOP is done by closing SW-R2 and opening SW-R0; this action is done by writing a 1 to page 0, register 108, bit D6. A diagram of the passive analog bypass mode configuration can be seen in Figure 30.

Copyright © 2005–2008, Texas Instruments Incorporated



In general, connecting two switches to the same output pin should be avoided, as this error shorts two input 1 signals together, which would likely cause distortion of the signal as the two signal are in contention. Poor frequency response would also likely occur.




Figure 30. Passive Analog Bypass Mode Configuration 3

MICBIAS GENERATION 4

The TLV320AlC32 includes a programmable microphone bias output voltage (MICBIAS), capable of providing 5 output voltages of 2.0 V or 2.5 V (both derived from the on-chip bandgap voltage) with 4-mA output current drive. In addition, the MICBIAS may be programmed to be switched to AVDD directly through an on-chip switch, or it can be powered down completely when not needed, for power savings. This function is controlled by register programming in Page-0/Reg-25.

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS 1

The TLV320AlC32 has two fully differential line output drivers, each capable of driving a $10-k\Omega$ differential load. 2 The output stage design leading to the fully differential line output drivers is shown in Figure 31 and Figure 32. This design includes extensive capability to adjust signal levels independently before any mixing occurs, beyond that already provided by the PGA gain and the DAC digital volume control.

The LINE2L/R signals refer to the signals that travel through the analog input bypass path to the output stage. 3 The PGA_L/R signals refer to the outputs of the ADC PGA stages that are similarly passed around the ADC to the output stage. Note that since both left and right channel signals are routed to all output drivers, a mono mix of any of the stereo signals can easily be obtained by setting the volume controls of both left and right channel signals to –6 dB and mixing them. Undesired signals can also be disconnected from the mix as well through register control.




Figure 31. Architecture of the Output Stage Leading to the Fully Differential Line Output Drivers 5






Figure 32. Detail of the Volume Control and Mixing Function Shown in Figure 25 and Figure 16 2

The DAC_L/R signals are the outputs of the stereo audio DAC, which can be steered by register control based 3 on the requirements of the system. If mixing of the DAC audio with other signals is not required, and the DAC output is only needed at the stereo line outputs, then it is recommended to use the routing through path DAC_L3/R3 to the fully differential stereo line outputs. This results not only in higher quality output performance, but also in lower power operation, since the analog volume controls and mixing blocks ahead of these drivers can be powered down. This signal path will attenuate the signal by a factor of 1 dB.

If instead the DAC analog output must be routed to multiple output drivers simultaneously (such as to 4 LEFT_LOP/M and RIGHT_LOP/M) or must be mixed with other analog signals, then the DAC outputs should be switched through the DAC_L1/R1 path. This option provides the maximum flexibility for routing of the DAC analog signals to the output drivers

The TLV320AlC32 includes an output level control on each output driver with limited gain adjustment from 0 dB 5 to 9 dB. The output driver circuitry in this device are designed to provide a low distortion output while playing fullscale stereo DAC signals at a 0dB gain setting. However, a higher amplitude output can be obtained at the cost of increased signal distortion at the output. This output level control allows the user to make this tradeoff based on the requirements of the end equipment. Note that this output level control is not intended to be used as a standard output volume control. It is expected to be used only sparingly for level setting, i.e., adjustment of the fullscale output range of the device.

Each differential line output driver can be powered down independently of the others when it is not needed in the 6 system. When placed into powerdown through register programming, the driver output pins will be placed into a tri-stated, high-impedance state.

ANALOG HIGH POWER OUTPUT DRIVERS 7

The TLV320AlC32 includes four high power output drivers with extensive flexibility in their usage. These output 8 drivers are individually capable of driving 30 mW each into a $16-\Omega$ load in single-ended configuration, and they can be used in pairs to drive up to 500 mW into an $8-\Omega$ load connected in bridge-terminated load (BTL) configuration between two driver outputs.

The high power output drivers can be configured in a variety of ways, including: 9


- 1. driving up to two fully differential output signals
- 2. driving up to four single-ended output signals
- 3. driving two single-ended output signals, with one or two of the remaining drivers driving a fixed VCM level, for a pseudo-differential stereo output
- driving one or two 8-Ω speakers connected BTL between pairs of driver output pins



5. driving stereo headphones in single-ended configuration with two drivers, while the remaining two drivers are 1 connected in BTL configuration to an 8-Ω speaker.

The output stage architecture leading to the high power output drivers is shown in Figure 33, with the volume 2 control and mixing blocks being effectively identical to that shown in Figure 32. Note that each of these drivers have a output level control block like those included with the line output drivers, allowing gain adjustment up to +9dB on the output signal. As in the previous case, this output level adjustment is not intended to be used as a standard volume control, but instead is included for additional fullscale output signal level control.

Two of the output drivers, HPROUT and HPLOUT, include a direct connection path for the stereo DAC outputs to 3 be passed directly to the output drivers and bypass the analog volume controls and mixing networks, using the DAC_L2/R2 path. As in the line output case, this functionality provides the highest quality DAC playback performance with reduced power dissipation, but can only be utilized if the DAC output does not need to route to multiple output drivers simultaneously, and if mixing of the DAC output with other analog signals is not needed. The direct connection path will attenuate the signal by a factor of 1 dB.



Copyright © 2005–2008, Texas Instruments Incorporated



The high power output drivers include additional circuitry to avoid artifacts on the audio output during power-on 1 and power-off transient conditions. The user should first program the type of output configuration being used in Page-0/Reg-14, to allow the device to select the optimal power-up scheme to avoid output artifacts. The power-up delay time for the high power output drivers is also programmable over a wide range of time delays, from instantaneous up to 4-sec, using Page-0/Reg-42.

When these output drivers are powered down, they can be placed into a variety of output conditions based on 2 register programming. If lowest power operation is desired, then the outputs can be placed into a tri-state condition, and all power to the output stage is removed. However, this generally results in the output nodes drifting to rest near the upper or lower analog supply, due to small leakage currents at the pins. This then results in a longer delay requirement to avoid output artifacts during driver power-on. In order to reduce this required power-on delay, the TLV320AlC32 includes an option for the output pins of the drivers to be weakly driven to the VCM level they would normally rest at when powered with no signal applied. This output VCM level is determined by an internal bandgap voltage reference, and thus results in extra power dissipation when the drivers are in powerdown. However, this option provides the fastest method for transitioning the drivers from powerdown to full power operation without any output artifact introduced.

The device includes a further option that falls between the other two – while it requires less power drawn while 3 the output drivers are in powerdown, it also takes a slightly longer delay to power-up without artifact than if the bandgap reference is kept alive. In this alternate mode, the powered-down output driver pin is weakly driven to a voltage of approximately half the DRVDD1/2 supply level using an internal voltage divider. This voltage will not match the actual VCM of a fully powered driver, but due to the output voltage being close to its final value, a much shorter power-up delay time setting can be used and still avoid any audible output artifacts. These output voltage options are controlled in Page-0/Reg-42.

The high power output drivers can also be programmed to power up first with the output level control in a highly 4 attenuated state, then the output driver will automatically slowly reduce the output attenuation to reach the desired output level setting programmed. This capability is enabled by default and can be controlled by Page-0/Reg-40.

SHORT CIRCUIT OUTPUT PROTECTION 5

The TLV320AlC32 includes programmable short-circuit protection for the high power output drivers, for maximum 6 flexibility in a given application. By default, if these output drivers are shorted, they will automatically limit the maximum amount of current that can be sourced to or sunk from a load, thereby protecting the device from an over-current condition. In this mode, the user can read Page-0/Reg-95 to determine whether the part is in short-circuit protection or not, and then decide whether to program the device to power down the output drivers. However, the device includes further capability to automatically power down an output driver whenever it does into short-circuit protection, without requiring intervention from the user. In this case, the output driver will stay in a power down condition until the user specifically programs it to power down and then power back up again, to clear the short-circuit flag.

CONTROL REGISTERS 7

The control registers for the TLV320AlC32 are described in detail below. All registers are 8 bit in width, with D78 referring to the most significant bit of each register, and D0 referring to the least significant bit.

Page 0 / Register 0: Page Select Register 9

BIT ⁽¹⁾	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D1	X	0000000	Reserved, write only zeros to these register bits	
D0	R/W	0	Page Select Bit Writing zero to this bit sets Page-0 as the active page for following register accesses. Writing a one to this bit sets Page-1 as the active page for following register accesses. It is recommended that the user read this register bit back after each write, to ensure that the proper page is being accessed for future register read/writes.	

(1) When resetting registers related to routing and volume controls of output drivers, it is recommended to reset them by writing directly to 11 the registers instead of using software reset.

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 1: Software Reset Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7	W	0	Software Reset Bit 0 : Don't Care 1 : Self clearing software reset	
D6-D0	W	0000000	Reserved; don't write	

Page 0 / Register 2: Codec Sample Rate Select Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7-D4	R/W	0000	ADC Sample Rate Select 0000: ADC Fs = Fsref/1 0001: ADC Fs = Fsref/1.5 0010: ADC Fs = Fsref/2 0011: ADC Fs = Fsref/2.5 0100: ADC Fs = Fsref/3 0101: ADC Fs = Fsref/3.5 0110: ADC Fs = Fsref/4 0111: ADC Fs = Fsref/4.5 1000: ADC Fs = Fsref/5.5 1000: ADC Fs = Fsref/5.5 1010: ADC Fs = Fsref/5.5 1011: ADC Fs = Fsref/5.5 1010: ADC Fs = Fsref / 6 1011–1111: Reserved, do not write these sequences. Note: ADC sample rate must be programmed to same value as DAC sample rate
D3-D0	R/W	0000	DAC Sample Rate Select 0000: DAC Fs = Fsref/1 0001: DAC Fs = Fsref/1.5 0010: DAC Fs = Fsref/2 0011: DAC Fs = Fsref/2.5 0100: DAC Fs = Fsref/3 0101: DAC Fs = Fsref/3.5 0110: DAC Fs = Fsref/4 0111: DAC Fs = Fsref/4.5 1000: DAC Fs = Fsref/5.5 1001: DAC Fs = Fsref/5.5 1010: DAC Fs = Fsref/5.5 1010: DAC Fs = Fsref / 6 1011-1111: Reserved, do not write these sequences.

Page 0 / Register 3: PLL Programming Register A 5

		90	o, itogicioi oi	T LL I Togramming Register A 5	
BIT	READ/ WRITE	RESET VALUE		DESCRIPTION	
D7	R/W	0	PLL Control Bit 0: PLL is disabled 1: PLL is enabled		
D6-D3	R/W	0010	PLL Q Value 0000: Q = 16 0001: Q = 17 0010: Q = 2 0011: Q = 3 0100: Q = 4 1110: Q = 14 1111: Q = 15		
D2-D0	R/W	000	PLL P Value 000: P = 8 001: P = 1 010: P = 2 011: P = 3 100: P = 4 101: P = 5 110: P = 6 111: P = 7		

Copyright © 2005–2008, Texas Instruments Incorporated Submit Documentation Feedback



Page 0 / Register 4: PLL Programming Register B 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D2	R/W	000001	PLL J Value 000000: Reserved, do not write this sequence 000001: J = 1 000010: J = 2 000011: J = 3 111110: J = 62 111111: J = 63	
D1-D0	R/W	00	Reserved, write only zeros to these bits	

Page 0 / Register 5: PLL Programming Register C 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	00000000	PLL D value – Eight most significant bits of a 14-bit unsigned integer valid values for D are from zero to 9999, represented by a 14-bit integer located in Page-0/Reg-5-6. Values should not be written into these registers that would result in a D value outside the valid range.	

Page 0 / Register 6: PLL Programming Register D 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D2	R/W	000000	PLL D value – Six least significant bits of a 14-bit unsigned integer valid values for D are from zero to 9999, represented by a 14-bit integer located in Page-0/Reg-5-6. Values should not be written into these registers that would result in a D value outside the valid range.	
D1-D0	R	00	Reserved, write only zeros to these bits.	

Page 0 / Register 7: Codec Datapath Setup Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	Fsref setting This register setting controls timers related to the AGC time constants. 0: Fsref = 48-kHz 1: Fsref = 44.1-kHz	
D6	R/W	0	ADC Dual rate control 0: ADC dual rate mode is disabled 1: ADC dual rate mode is enabled Note: ADC Dual Rate Mode must match DAC Dual Rate Mode	
D5	R/W	0	DAC Dual Rate Control 0: DAC dual rate mode is disabled 1: DAC dual rate mode is enabled	
D4-D3	R/W	00	Left DAC Datapath Control 00: Left DAC datapath is off (muted) 01: Left DAC datapath plays left channel input data 10: Left DAC datapath plays right channel input data 11: Left DAC datapath plays mono mix of left and right channel input data	
D2-D1	R/W	00	Right DAC Datapath Control 00: Right DAC datapath is off (muted) 01: Right DAC datapath plays right channel input data 10: Right DAC datapath plays left channel input data 11: Right DAC datapath plays mono mix of left and right channel input data	
D0	R/W	0	Reserved. Only write zero to this register.	

40 Submit Doo



Page 0 / Register 8: Audio Serial Data Interface Control Register A 1

BIT	READ/	RESET	DESCRIPTION	7
DII	WRITE	VALUE	DESCRIPTION	
D7	R/W	0	Bit Clock Directional Control 0: Bit clock is an input (slave mode) 1: Bit clock is an output (master mode)	
D6	R/W	0	Word Clock Directional Control 0: Word clock is an input (slave mode) 1: Word clock is an output (master mode)	
D5	R/W	0	Serial Output Data Driver (DOUT) 3-state control 0: Do not 3-state DOUT when valid data is not being sent 1: 3-state DOUT when valid data is not being sent	
D4	R/W	0	Bit/ Word Clock Drive Control 0: Bit clock and word clock will not be transmitted when in master mode if codec is powered down 1: Bit clock and word clock will continue to be transmitted when in master mode, even if codec is powered down	
D3	R/W	0	Reserved. Only write zero to this register.	
D2	R/W	0	3-D Effect Control 0: Disable 3-D digital effect processing 1: Enable 3-D digital effect processing	
D1-D0	R/W	00	Reserved. Only write 00 to this register	

Page 0 / Register 9: Audio Serial Data Interface Control Register B 3

			o, regions of the first para mismass control regions. D	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D6	R/W	00	Audio Serial Data Interface Transfer Mode 00: Serial data bus uses I2S mode 01: Serial data bus uses DSP mode 10: Serial data bus uses right-justified mode 11: Serial data bus uses left-justified mode	
D5-D4	R/W	00	Audio Serial Data Word Length Control 00: Audio data word length = 16-bits 01: Audio data word length = 20-bits 10: Audio data word length = 24-bits 11: Audio data word length = 32-bits	
D3	R/W	0	Bit Clock Rate Control This register only has effect when bit clock is programmed as an output 0: Continuous-transfer mode used to determine master mode bit clock rate 1: 256-clock transfer mode used, resulting in 256 bit clocks per frame	
D2	R/W	0	DAC Re-Sync 0: Don't Care 1: Re-Sync Stereo DAC with Codec Interface if the group delay changes by more than ±DACFS/4.	
D1	R/W	0	ADC Re-Sync 0: Don't Care 1: Re-Sync Stereo ADC with Codec Interface if the group delay changes by more than ±ADCFS/4.	
D0	R/W		Re-Sync Mute Behavior 0: Re-Sync is done without soft-muting the channel. (ADC/DAC) 1: Re-Sync is done by internally soft-muting the channel. (ADC/DAC)	

4



Audio Serial Data Interface Control Register C 1 Page 0 / Register 10:

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7-D0	R/W	00000000	Audio Serial Data Word Offset Control This register determines where valid data is placed or expected in each frame, by controlling the offset from beginning of the frame where valid data begins. The offset is measured from the rising edge of word clock when in DSP mode. 00000000: Data offset = 0 bit clocks 00000001: Data offset = 1 bit clock 0000001: Data offset = 2 bit clocks
			Note: In continuous transfer mode the maximum offset is 17 for I2S/LJF/RJF modes and 16 for DSP mode. In 256-clock mode, the maximum offset is 242 for I2S/LJF/RJF and 241 for DSP modes. 111111110: Data offset = 254 bit clocks 111111111: Data offset = 255 bit clocks

Page 0 / Register 11: Audio Codec Overflow Flag Register 3

BIT	READ/	RESET	DESCRIPTION
DII	WRITE	VALUE	DESCRIPTION
D7	R	0	Left ADC Overflow Flag This is a sticky bit, so will stay set if an overflow occurs, even if the overflow condition is removed. The register bit reset to 0 after it is read. 0: No overflow has occurred 1: An overflow has occurred
D6	R	0	Right ADC Overflow Flag This is a sticky bit, so will stay set if an overflow occurs, even if the overflow condition is removed. The register bit reset to 0 after it is read. 0: No overflow has occurred 1: An overflow has occurred
D5	R	0	Left DAC Overflow Flag This is a sticky bit, so will stay set if an overflow occurs, even if the overflow condition is removed. The register bit reset to 0 after it is read. 0: No overflow has occurred 1: An overflow has occurred
D4	R	0	Right DAC Overflow Flag This is a sticky bit, so will stay set if an overflow occurs, even if the overflow condition is removed. The register bit reset to 0 after it is read. 0: No overflow has occurred 1: An overflow has occurred
D3-D0	R/W	0001	PLL R Value 0000: R = 16 0001: R = 1 0010: R = 2 0011: R = 3 0100: R = 4 1110: R = 14 1111: R = 15

Product Folder Link(s): TLV320AIC32



Page 0 / Register 12: Audio Codec Digital Filter Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D6	R/W	00	Left ADC Highpass Filter Control 00: Left ADC highpass filter disabled 01: Left ADC highpass filter –3-dB frequency = 0.0045 × ADC Fs 10: Left ADC highpass filter –3-dB frequency = 0.0125 × ADC Fs 11: Left ADC highpass filter –3-dB frequency = 0.025 × ADC Fs	
D5-D4	R/W	00	Right ADC Highpass Filter Control 00: Right ADC highpass filter disabled 01: Right ADC highpass filter –3-dB frequency = 0.0045 × ADC Fs 10: Right ADC highpass filter –3-dB frequency = 0.0125 × ADC Fs 11: Right ADC highpass filter –3-dB frequency = 0.025 × ADC Fs	
D3	R/W	0	Left DAC Digital Effects Filter Control 0: Left DAC digital effects filter disabled (bypassed) 1: Left DAC digital effects filter enabled	
D2	R/W	0	Left DAC De-emphasis Filter Control 0: Left DAC de-emphasis filter disabled (bypassed) 1: Left DAC de-emphasis filter enabled	
D1	R/W	0	Right DAC Digital Effects Filter Control 0: Right DAC digital effects filter disabled (bypassed) 1: Right DAC digital effects filter enabled	
D0	R/W	0	Right DAC De-emphasis Filter Control 0: Right DAC de-emphasis filter disabled (bypassed) 1: Right DAC de-emphasis filter enabled	

Page 0 / Register 13: Reserved 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	00000000	Reserved. Write Only 00000000 to this register.	l

Page 0 / Register 14: Headset Configuration Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	Driver Capacitive Coupling 0: Programs high-power outputs for capless driver configuration 1: Programs high-power outputs for ac-coupled driver configuration	
D6 ⁽¹⁾	R/W	0	Stereo Output Driver Configuration A Note: do not set bits D6 and D3 both high at the same time. 0: A stereo fully-differential output configuration is not being used 1: A stereo fully-differential output configuration is being used	
D5-D4	R	00	Reserved. Write only 00 to these bits.	Ī
D3 ⁽¹⁾	R/W	0	Stereo Output Driver Configuration B Note: do not set bits D6 and D3 both high at the same time. 0: A stereo pseudo-differential output configuration is not being used 1: A stereo pseudo-differential output configuration is being used	
D2-D0	R	000	Reserved. Write only zeros to these bits.	

⁽¹⁾ Do not set D6 and D3 to 1 simultaneously 7

Page 0 / Register 15: Left ADC PGA Gain Control Register 8

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	9
D7	R/W		Left ADC PGA Mute 0: The left ADC PGA is not muted 1: The left ADC PGA is muted	

Product Folder Link(s): TLV320AIC32



Page 0 / Register 15: Left ADC PGA Gain Control Register (continued) 1

	_			
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D6-D0	R/W	0000000	Left ADC PGA Gain Setting 0000000: Gain = 0.0-dB 0000001: Gain = 0.5-dB 0000010: Gain = 1.0-dB 1110110: Gain = 59.0-dB 1110111: Gain = 59.5-dB 1111000: Gain = 59.5-dB 1111111: Gain = 59.5-dB	

Page 0 / Register 16: Right ADC PGA Gain Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	5
D7	R/W	1	Right ADC PGA Mute 0: The right ADC PGA is not muted 1: The right ADC PGA is muted	
D6-D0	R/W	0000000	Right ADC PGA Gain Setting 0000000: Gain = 0.0-dB 0000001: Gain = 0.5-dB 0000010: Gain = 1.0-dB 1110110: Gain = 59.0-dB 1110111: Gain = 59.5-dB 1111000: Gain = 59.5-dB 1111111: Gain = 59.5-dB	

Page 0 / Register 17: MIC3L/R to Left ADC Control Register 4

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D4	R/W	1111	MIC3L Input Level Control for Left ADC PGA Mix Setting the input level control to a gain below automatically connects MIC3L to the left ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -9.0-dB 1010: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: MIC3L is not connected to the left ADC PGA	
D3-D0	R/W	1111	MIC3R Input Level Control for Left ADC PGA Mix Setting the input level control to a gain below automatically connects MIC3R to the left ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -4.5-dB 0100: Input level control gain = -7.5-dB 0110: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: MIC3R is not connected to the left ADC PGA	

4 Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 18: MIC3L/R to Right ADC Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7-D4	R/W	1111	MIC3L Input Level Control for Right ADC PGA Mix Setting the input level control to a gain below automatically connects MIC3L to the right ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0010: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: MIC3L is not connected to the right ADC PGA
D3-D0	R/W	1111	MIC3R Input Level Control for Right ADC PGA Mix Setting the input level control to a gain below automatically connects MIC3R to the right ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: MIC3R is not connected to right ADC PGA

Page 0 / Register 19: LINE1L to Left ADC Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	Reserved. Write Only zero to this bit.	
D6-D3	R/W	1111	LINE1L Input Level Control for Left ADC PGA Mix Setting the input level control to a gain below automatically connects LINE1L to the left ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -7.5-dB 0111: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: LINE1L is not connected to the left ADC PGA	
D2	R/W	0	Left ADC Channel Power Control 0: Left ADC channel is powered down 1: Left ADC channel is powered up	
D1-D0	R/W	00	Left ADC PGA Soft-Stepping Control 00: Left ADC PGA soft-stepping at once per Fs 01: Left ADC PGA soft-stepping at once per two Fs 10–11: Left ADC PGA soft-stepping is disabled	

Page x / Register 20: LINE2L to Left⁽¹⁾ ADC Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	Reserved. Write only zero to this bit.	

(1) LINE1R SEvsFD control is available for both left and right channels. However this setting must be same for both the channels. 7



Page x / Register 20: LINE2L to Left ADC Control Register (continued) 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D6-D3	R/W	1111	LINE2L Input Level Control for Left ADC PGA Mix Setting the input level control to a gain below automatically connects LINE2L to the left ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: LINE2L is not connected to the left ADC PGA
D2	R/W	0	Left ADC Channel Weak Common-Mode Bias Control 0: Left ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage 1: Left ADC channel unselected inputs are biased weakly to the ADC common-mode voltage
D1-D0	R	00	Reserved. Write only zeros to these register bits

LINE1R to Left ADC Control Register 3 Page 0 / Register 21:

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	Reserved. Write only zero to this bit.	
D6-D3	R/W	1111	LINE1R Input Level Control for Left ADC PGA Mix Setting the input level control to a gain below automatically connects LINE1R to the left ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -4.5-dB 0100: Input level control gain = -7.5-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: LINE1R is not connected to the left ADC PGA	
D2-D0	R	000	Reserved. Write only zeros to these register bits.	

Page 0 / Register 22: LINE1R to Right ADC Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	Reserved. Write only zero to this bit.	
D6-D3	R/W	1111	LINE1R Input Level Control for Right ADC PGA Mix Setting the input level control to a gain below automatically connects LINE1R to the right ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -9.0-dB 1001-110: Reserved. Do not write these sequences to these register bits 1111: LINE1R is not connected to the right ADC PGA	
D2	R/W	0	Right ADC Channel Power Control 0: Right ADC channel is powered down 1: Right ADC channel is powered up	



Page 0 / Register 22: 1 LINE1R to Right ADC Control Register (continued) 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D1-D0	R/W	00	Right ADC PGA Soft-Stepping Control 00: Right ADC PGA soft-stepping at once per Fs 01: Right ADC PGA soft-stepping at once per two Fs 10-11: Right ADC PGA soft-stepping is disabled	

Page 0 / Register 23: LINE2R to Right ADC Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	Reserved. Write only zero to this bit.	
D6-D3	R/W	1111	LINE2R Input Level Control for Right ADC PGA Mix Setting the input level control to a gain below automatically connects LINE2R to the right ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -10.5-dB 1000: Input level control gain = -12.0-dB 1001-1110: Reserved. Do not write these sequences to these register bits 1111: LINE2R is not connected to the right ADC PGA	
D2	R/W	0	Right ADC Channel Weak Common-Mode Bias Control O: Right ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage	
			1: Right ADC channel unselected inputs are biased weakly to the ADC common- mode voltage	
D1-D0	R	00	Reserved. Write only zeros to these register bits	

Page 0 / Register 24: LINE1L to Right ADC Control Register 6

	_	-		
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7	R/W	0	Reserved. Write Only zero to this bit.	
D6-D3	R/W	1111	LINE1L Input Level Control for Right ADC PGA Mix Setting the input level control to a gain below automatically connects LINE1L to the right ADC PGA mix 0000: Input level control gain = 0.0-dB 0001: Input level control gain = -1.5-dB 0010: Input level control gain = -3.0-dB 0011: Input level control gain = -4.5-dB 0100: Input level control gain = -6.0-dB 0101: Input level control gain = -7.5-dB 0110: Input level control gain = -9.0-dB 0111: Input level control gain = -9.0-dB 1001-110: Reserved. Do not write these sequences to these register bits 1111: LINE1L is not connected to the right ADC PGA	
D2-D0	R	000	Reserved. Write only zeros to these register bits.	

Page 0 / Register 25: MICBIAS Control Register 8

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	9
D7–D6	R/W	00	MICBIAS Level Control 00: MICBIAS output is powered down 01: MICBIAS output is powered to 2.0 V 10: MICBIAS output is powered to 2.5 V 11: MICBIAS output is connected to AVDD	
D5-D3	R	000	Reserved. Write only zeros to these register bits.	
D2-D0	R	XXX	Reserved. Write only zeros to these register bits.	



Page 0 / Register 26: Left AGC Control Register A 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7	R/W	0	Left AGC Enable 0: Left AGC is disabled 1: Left AGC is enabled
D6-D4	R/W	000	Left AGC Target Gain 000: Left AGC target gain = -5.5-dB 001: Left AGC target gain = -8-dB 010: Left AGC target gain = -10-dB 011: Left AGC target gain = -12-dB 100: Left AGC target gain = -14-dB 101: Left AGC target gain = -17-dB 110: Left AGC target gain = -20-dB 111: Left AGC target gain = -24-dB
D3-D2	R/W	00	Left AGC Attack Time These time constants ⁽¹⁾ will not be accurate when double rate audio mode is enabled. 00: Left AGC attack time = 8-msec 01: Left AGC attack time = 11-msec 10: Left AGC attack time = 16-msec 11: Left AGC attack time = 20-msec
D1-D0	R/W	00	Left AGC Decay Time These time constants ⁽¹⁾ will not be accurate when double rate audio mode is enabled. 00: Left AGC decay time = 100-msec 01: Left AGC decay time = 200-msec 10: Left AGC decay time = 400-msec 11: Left AGC decay time = 500-msec

(1) Time constants are valid when DRA is not enabled. The values would change if DRA is enabled. 3

Page 0 / Register 27: Left AGC Control Register B 4

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	5
D7-D1	R/W	1111111	Left AGC Maximum Gain Allowed 0000000: Maximum gain = 0.0-dB 0000001: Maximum gain = 0.5-dB 0000010: Maximum gain = 1.0-dB 1110110: Maximum gain = 59.0-dB 1110111-111111: Maximum gain = 59.5-dB	
D0	R/W	0	Reserved. Write only zero to this register bit.	

Page 0 / Register 28: Left AGC Control Register C 6

			e, regions for former regions of	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7–D6	R/W	00	Noise Gate Hysteresis Level Control 00: Hysteresis is disabled 01: Hysteresis = 1-dB 10: Hysteresis = 2-dB 11: Hysteresis = 4-dB	
D5–D1	R/W	00000	Left AGC Noise Threshold Control 00000: Left AGC Noise/Silence Detection disabled 00001: Left AGC noise threshold = -30-dB 00010: Left AGC noise threshold = -32-dB 00011: Left AGC noise threshold = -34-dB 11101: Left AGC noise threshold = -86-dB 11110: Left AGC noise threshold = -88-dB 11111: Left AGC noise threshold = -90-dB	
D0	R/W	0	Left AGC Clip Stepping Control 0: Left AGC clip stepping disabled 1: Left AGC clip stepping enabled	

48

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 29: Right AGC Control Register A 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7	R/W	0	Right AGC Enable 0: Right AGC is disabled 1: Right AGC is enabled	
D6-D4	R/W	000	Right AGC Target Gain 000: Right AGC target gain = -5.5-dB 001: Right AGC target gain = -8-dB 010: Right AGC target gain = -10-dB 011: Right AGC target gain = -12-dB 100: Right AGC target gain = -14-dB 101: Right AGC target gain = -17-dB 110: Right AGC target gain = -20-dB 111: Right AGC target gain = -24-dB	
D3-D2	R/W	00	Right AGC Attack Time These time constants will not be accurate when double rate audio mode is enabled. 00: Right AGC attack time = 8-msec 01: Right AGC attack time = 11-msec 10: Right AGC attack time = 16-msec 11: Right AGC attack time = 20-msec	
D1-D0	R/W	00	Right AGC Decay Time These time constants will not be accurate when double rate audio mode is enabled. 00: Right AGC decay time = 100-msec 01: Right AGC decay time = 200-msec 10: Right AGC decay time = 400-msec 11: Right AGC decay time = 500-msec	

Page 0 / Register 30: Right AGC Control Register B 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7–D1	R/W	1111111	Right AGC Maximum Gain Allowed 0000000: Maximum gain = 0.0-dB 0000001: Maximum gain = 0.5-dB 0000010: Maximum gain = 1.0-dB 1110110: Maximum gain = 59.0-dB 1110111-111111: Maximum gain = 59.5-dB	
D0	R/W	0	Reserved. Write only zero to this register bit.	

Page 0 / Register 31: Right AGC Control Register C 5

		90	A register of register of	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7–D6	R/W	00	Noise Gate Hysteresis Level Control 00: Hysteresis is disabled 01: Hysteresis = 1-dB 10: Hysteresis = 2-dB 11: Hysteresis = 4-dB	
D5–D1	R/W	00000	Right AGC Noise Threshold Control 00000: Right AGC Noise/Silence Detection disabled 00001: Right AGC noise threshold = -30-dB 00010: Right AGC noise threshold = -32-dB 00011: Right AGC noise threshold = -34-dB 11101: Right AGC noise threshold = -86-dB 11110: Right AGC noise threshold = -88-dB 11111: Right AGC noise threshold = -90-dB	
D0	R/W	0	Right AGC Clip Stepping Control 0: Right AGC clip stepping disabled 1: Right AGC clip stepping enabled	



Page 0 / Register 32: Left AGC Gain Register 1

Left Channel Gain Applied by AGC Algorithm 11101000: Gain = -12.0-dB 11101001: Gain = -11.5-dB 11101010: Gain = -11.0-dB 00000000: Gain = 0.0-dB 00000001: Gain = +0.5-dB 01110110: Gain = +59.0-dB
ESET ALUE 00000

Page 0 / Register 33: Right AGC Gain Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R	0000000	Right Channel Gain Applied by AGC Algorithm 11101000: Gain = -12.0-dB 11101001: Gain = -11.5-dB 11101010: Gain = -11.0-dB 00000000: Gain = 0.0-dB 00000001: Gain = +0.5-dB 01110110: Gain = +59.0-dB 01110111: Gain = +59.5-dB	

Page 0 / Register 34: Left AGC Noise Gate Debounce Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	•
D7-D3	R/W	00000	Left AGC Noise Detection Debounce Control These times (1) will not be accurate when double rate audio mode is enabled. 00000: Debounce = 0-msec 00001: Debounce = 0.5-msec 00010: Debounce = 1-msec 00011: Debounce = 2-msec 00100: Debounce = 4-msec 00101: Debounce = 8-msec 00110: Debounce = 16-msec 00111: Debounce = 32-msec 00111: Debounce = 32-msec 01000: Debounce = 64x1 = 64ms 01001: Debounce = 64x2 = 128ms 01001: Debounce = 64x3 = 192ms 11110: Debounce = 64x24 = 1536ms	
D2-D0	R/W	000	Left AGC Signal Detection Debounce Control These times (1) will not be accurate when double rate audio mode is enabled. 000: Debounce = 0-msec 001: Debounce = 0.5-msec 010: Debounce = 1-msec 011: Debounce = 2-msec 100: Debounce = 4-msec 101: Debounce = 8-msec 110: Debounce = 8-msec 111: Debounce = 16-msec 111: Debounce = 32-msec	

(1) Time constants are valid when DRA is not enabled. The values would change when DRA is enabled 7

50



Page 0 / Register 35: Right AGC Noise Gate Debounce Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D3	R/W	00000	Right AGC Noise Detection Debounce Control These times ⁽¹⁾ will not be accurate when double rate audio mode is enabled. 00000: Debounce = 0-msec 00001: Debounce = 1-msec 00011: Debounce = 2-msec 00011: Debounce = 2-msec 00101: Debounce = 4-msec 00101: Debounce = 8-msec 00110: Debounce = 16-msec 00111: Debounce = 16-msec 00111: Debounce = 32-msec 01100: Debounce = 64×1 = 64ms 01001: Debounce = 64×2 = 128ms 01001: Debounce = 64×3 = 192ms 11110: Debounce = 64×23 = 1472ms 11111: Debounce = 64×24 = 1536ms	
D7-D3	R/W	00000	Right AGC Signal Detection Debounce Control These times (1) will not be accurate when double rate audio mode is enabled. 000: Debounce = 0-msec 001: Debounce = 0.5-msec 010: Debounce = 1-msec 011: Debounce = 2-msec 100: Debounce = 4-msec 101: Debounce = 8-msec 110: Debounce = 16-msec 111: Debounce = 32-msec	

(1) Time constants are valid when DRA is not enabled. The values would change when DRA is enabled. 3

Page 0 / Register 36: ADC Flag Register 4

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	5
D7	R	0	Left ADC PGA Status 0: Applied gain and programmed gain are not the same 1: Applied gain = programmed gain	
D6	R	0	Left ADC Power Status 0: Left ADC is in a power down state 1: Left ADC is in a power up state	
D5	R	0	Left AGC Signal Detection Status 0: Signal power is greater than noise threshold 1: Signal power is less than noise threshold	
D4	R	0	Left AGC Saturation Flag 0: Left AGC is not saturated 1: Left AGC gain applied = maximum allowed gain for left AGC	
D3	R	0	Right ADC PGA Status 0: Applied gain and programmed gain are not the same 1: Applied gain = programmed gain	
D2	R	0	Right ADC Power Status 0: Right ADC is in a power down state 1: Right ADC is in a power up state	
D1	R	0	Right AGC Signal Detection Status 0: Signal power is greater than noise threshold 1: Signal power is less than noise threshold	
D0	R	0	Right AGC Saturation Flag 0: Right AGC is not saturated 1: Right AGC gain applied = maximum allowed gain for right AGC	

5



Page 0 / Register 37: DAC Power and Output Driver Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7	R/W	0	Left DAC Power Control 0: Left DAC not powered up 1: Left DAC is powered up
D6	R/W	0	Right DAC Power Control 0: Right DAC not powered up 1: Right DAC is powered up
D5-D4	R/W	00	HPLCOM Output Driver Configuration Control 00: HPLCOM configured as differential of HPLOUT 01: HPLCOM configured as constant VCM output 10: HPLCOM configured as independent single-ended output 11: Reserved. Do not write this sequence to these register bits.
D3-D0	R	000	Reserved. Write only zeros to these register bits.

Page 0 / Register 38: High Power Output Driver Control Register 3

		_	·	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D6	R	00	Reserved. Write only zeros to these register bits.	
D5-D3	R/W	000	HPRCOM Output Driver Configuration Control	
			000: HPRCOM configured as differential of HPROUT 001: HPRCOM configured as constant VCM output	
			010: HPRCOM configured as independent single-ended output	
			011: HPRCOM configured as differential of HPLCOM 100: HPRCOM configured as external feedback with HPLCOM as constant VCM output	
			101–111: Reserved. Do not write these sequences to these register bits.	
D2	R/W	0	Short Circuit Protection Control 0: Short circuit protection on all high power output drivers is disabled 1: Short circuit protection on all high power output drivers is enabled	
D1	R/W	0	Short Circuit Protection Mode Control	
			0: If short circuit protection enabled, it will limit the maximum current to the load	
			1: If short circuit protection enabled, it will power down the output driver automatically when a short is detected	
D0	R	0	Reserved. Write only zero to this register bit.	

Page 0 / Register 39: Reserved Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R	00000000	Reserved. Do not write to this register.	

Page 0 / Register 40: High Power Output Stage Control Register 7

		•		
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7-D6	R/W	00	Output Common-Mode Voltage Control 00: Output common-mode voltage = 1.35V 01: Output common-mode voltage = 1.5V 10: Output common-mode voltage = 1.65V 11: Output common-mode voltage = 1.8V	
D5-D4	R/W	00	LINE2L Bypass Path Control 00: LINE2L bypass is disabled 01: LINE2L bypass uses LINE2LP single-ended 1X: Reserved. Do not use.	
D3-D2	R/W	00	LINE2R Bypass Path Control 00: LINE2R bypass is disabled 01: LINE2R bypass uses LINE2RP single-ended 1X: Reserved. Do not use.	

52 Submit D

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 40: 1 High Power Output Stage Control Register (continued) 6

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D1-D0	R/W	00	Output Volume Control Soft-Stepping 00: Output soft-stepping = one step per Fs 01: Output soft-stepping = one step per 2Fs 10: Output soft-stepping disabled 11: Reserved. Do not write this sequence to these register bits.	

Page 0 / Register 41: DAC Output Switching Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D6	R/W	00	Left DAC Output Switching Control 00: Left DAC output selects DAC_L1 path 01: Left DAC output selects DAC_L3 path to left line output driver 10: Left DAC output selects DAC_L2 path to left high power output drivers (1) 11: Reserved. Do not write this sequence to these register bits.	
D5-D4	R/W	00	Right DAC Output Switching Control 00: Right DAC output selects DAC_R1 path 01: Right DAC output selects DAC_R3 path to right line output driver 10: Right DAC output selects DAC_R2 path to right high power output drivers 11: Reserved. Do not write this sequence to these register bits.	
D3-D2	R/W	00	Reserved. Write only zeros to these bits.	
D1-D0	R/W	00	DAC Digital Volume Control Functionality 00: Left and right DAC channels have independent volume controls 01: Left DAC volume follows the right channel control register 10: Right DAC volume follows the left channel control register 11: Left and right DAC channels have independent volume controls (same as 00)	

(1) When using the DAC direct paths (DAC_L2 and DAC_R2), the signal will be gained up by a factor of -1 dB. 5

Page 0 / Register 42: Output Driver Pop Reduction Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION			
D7-D4	R/W	0000	Output Driver Power-On Delay Control 0000: Driver power-on time = 0-µsec 0001: Driver power-on time = 10-µsec 0010: Driver power-on time = 100-µsec 0011: Driver power-on time = 1-msec 0100: Driver power-on time = 10-msec 0101: Driver power-on time = 50-msec 0110: Driver power-on time = 100-msec 0111: Driver power-on time = 200-msec 1000: Driver power-on time = 400-msec 1001: Driver power-on time = 800-msec 1001: Driver power-on time = 8-sec 1011: Driver power-on time = 4-sec 1100-1111: Reserved. Do not write these sequences to these register bits.			
D3-D2	R/W	00	Driver Ramp-up Step Timing Control 00: Driver ramp-up step time = 0-msec 01: Driver ramp-up step time = 1-msec 10: Driver ramp-up step time = 2-msec 11: Driver ramp-up step time = 4-msec			
D1	R/W	0	Weak Output Common-mode Voltage Control 0: Weakly driven output common-mode voltage is generated from bandgap reference 1: Weakly driven output common-mode voltage is generated from resistor divider off the AVDD supply			
D0	R/W	0	Reserved. Write only zero to this register bit.			

8



Page 0 / Register 43: Left DAC Digital Volume Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7	R/W	1	Left DAC Digital Mute 0: The left DAC channel is not muted 1: The left DAC channel is muted	
D6-D0	R/W	0000000	Left DAC Digital Volume Control Setting 0000000: Gain = 0.0-dB 0000001: Gain = -0.5-dB 0000010: Gain = -1.0-dB 1111101: Gain = -62.5-dB 1111110: Gain = -63.0-dB 1111111: Gain = -63.5-dB	

Page 0 / Register 44: Right DAC Digital Volume Control Register 6

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	3
D7	R/W	1	Right DAC Digital Mute 0: The right DAC channel is not muted 1: The right DAC channel is muted	
D6-D0	R/W	0000000	Right DAC Digital Volume Control Setting 0000000: Gain = 0.0-dB 0000001: Gain = -0.5-dB 0000010: Gain = -1.0-dB 1111101: Gain = -62.5-dB 1111110: Gain = -63.0-dB 1111111: Gain = -63.5-dB	

Output Stage Volume Controls 4

A basic analog volume control with range from 0 dB to -78 dB and mute is replicated multiple times in the output 5 stage network, connected to each of the analog signals that route to the output stage. In addition, to enable completely independent mixing operations to be performed for each output driver, each analog signal coming into the output stage may have up to seven separate volume controls. These volume controls all have approximately 0.5-dB step programmability over most of the gain range, with steps increasing slightly at the lowest attenuations. Table 5 lists the detailed gain versus programmed setting for this basic volume control.

Table 5. Output Stage Volume Control Settings and Gains 7

Gain Setting	Analog Gain (dB)						
0.00		30	-15.0	60	-30.1	90	-45.2
1	-0.5	31	-15.5	61	-30.6	91	-45.8
2	-1.0	32	-16.0	62	-31.1	92	-46.2
3	-1.5	33	-16.5	63	-31.6	93	-46.7
4	-2.0	34	-17.0	64	-32.1	94	-47.4
5	-2.5	35	-17.5	65	-32.6	95	-47.9
6	-3.0	36	-18.0	66	-33.1	96	-48.2
7	-3.5	37	-18.6	67	-33.6	97	-48.7
8	-4.0	38	-19.1	68	-34.1	98	-49.3
9	-4.5	39	-19.6	69	-34.6	99	-50.0
10	-5.0	40	-20.1	70	-35.1	100	-50.3
11	-5.5	41	-20.6	71	-35.7	101	-51.0
12	-6.0	42	-21.1	72	-36.1	102	-51.4
13	-6.5	43	-21.6	73	-36.7	103	-51.8
14	-7.0	44	-22.1	74	-37.1	104	-52.2

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Table 5. Output Stage Volume Control Settings and Gains (continued) 1

					•		
Gain Setting	Analog Gain (dB)						
15	-7.5	45	-22.6	75	-37.7	105	-52.7
16	-8.0	46	-23.1	76	-38.2	106	-53.7
17	-8.5	47	-23.6	77	-38.7	107	-54.2
18	-9.0	48	-24.1	78	-39.2	108	-55.3
19	-9.5	49	-24.6	79	-39.7	109	-56.7
20	-10.0	50	-25.1	80	-40.2	110	-58.3
21	-10.5	51	-25.6	81	-40.7	111	-60.2
22	-11.0	52	-26.1	82	-41.2	112	-62.7
23	-11.5	53	-26.6	83	-41.7	113	-64.3
24	-12.0	54	-27.1	84	-42.2	114	-66.2
25	-12.5	55	-27.6	85	-42.7	115	-68.7
26	-13.0	56	-28.1	86	-43.2	116	-72.2
27	-13.5	57	-28.6	87	-43.8	117	-78.3
28	-14.0	58	-29.1	88	-44.3	118–127	Mute
29	-14.5	59	-29.6	89	-44.8		

Page 0 / Register 45: LINE2L to HPLOUT Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to HPLOUT 1: LINE2L is routed to HPLOUT	
D6-D0	R/W	0000000	LINE2L to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 46: PGA_L to HPLOUT Volume Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to HPLOUT 1: PGA_L is routed to HPLOUT	
D6-D0	R/W	0000000	PGA_L to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 47: DAC_L1 to HPLOUT Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to HPLOUT 1: DAC_L1 is routed to HPLOUT	
D6-D0	R/W	0000000	DAC_L1 to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 48: LINE2R to HPLOUT Volume Control Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to HPLOUT 1: LINE2R is routed to HPLOUT	
D6-D0	R/W	0000000	LINE2R to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	



Page 0 / Register 49: PGA_R to HPLOUT Volume Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to HPLOUT 1: PGA_R is routed to HPLOUT	
D6-D0	R/W	0000000	PGA_R to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 50: DAC_R1 to HPLOUT Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	DAC_R1 Output Routing Control 0: DAC_R1 is not routed to HPLOUT 1: DAC_R1 is routed to HPLOUT	
D6-D0	R/W	0000000	DAC_R1 to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 51: HPLOUT Output Level Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D4	R/W	0000	HPLOUT Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010-1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	HPLOUT Mute 0: HPLOUT is muted 1: HPLOUT is not muted	
D2	R/W	1	HPLOUT Power Down Drive Control 0: HPLOUT is weakly driven to a common-mode when powered down 1: HPLOUT is tri-stated with powered down	
D1	R	1	HPLOUT Volume Control Status 0: Not all programmed gains to HPLOUT have been applied yet 1: All programmed gains to HPLOUT have been applied	
D0	R/W	0	HPLOUT Power Control 0: HPLOUT is not fully powered up 1: HPLOUT is fully powered up	

Page 0 / Register 52: LINE2L to HPLCOM Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to HPLCOM 1: LINE2L is routed to HPLCOM	
D6-D0	R/W	0000000	LINE2L to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 53: PGA_L to HPLCOM Volume Control Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to HPLCOM 1: PGA_L is routed to HPLCOM	
D6-D0	R/W	0000000	PGA_L to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 54: 2 DAC_L1 to HPLCOM Volume Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	3
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to HPLCOM 1: DAC_L1 is routed to HPLCOM	
D6-D0	R/W	0000000	DAC_L1 to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 55: LINE2R to HPLCOM Volume Control Register 4

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	5
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to HPLCOM 1: LINE2R is routed to HPLCOM	
D6-D0	R/W	0000000	LINE2R to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 56: PGA_R to HPLCOM Volume Control Register 6

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	7
D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to HPLCOM 1: PGA_R is routed to HPLCOM	
D6-D0	R/W	0000000	PGA_R to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 57: DAC_R1 to HPLCOM Volume Control Register 8

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	9
D7	R/W	0	DAC_R1 Output Routing Control 0: DAC_R1 is not routed to HPLCOM 1: DAC_R1 is routed to HPLCOM	
D6-D0	R/W	0000000	DAC_R1 to HPLCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 58: HPLCOM Output Level Control Register 10

		i age o i	Register 50. The Eoom Output Level Control Register 10	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	11
D7-D4	R/W	0000	HPLCOM Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010—1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	HPLCOM Mute 0: HPLCOM is muted 1: HPLCOM is not muted	
D2	R/W	1	HPLCOM Power Down Drive Control 0: HPLCOM is weakly driven to a common-mode when powered down 1: HPLCOM is tri-stated with powered down	
D1	R	1	HPLCOM Volume Control Status 0: Not all programmed gains to HPLCOM have been applied yet 1: All programmed gains to HPLCOM have been applied	
D0	R/W	0	HPLCOM Power Control 0: HPLCOM is not fully powered up 1: HPLCOM is fully powered up	

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 59: LINE2L to HPROUT Volume Control Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to HPROUT 1: LINE2L is routed to HPROUT	
D6-D0	R/W	0000000	LINE2L to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 60: PGA_L to HPROUT Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to HPROUT 1: PGA_L is routed to HPROUT	
D6-D	R/W	0000000	PGA_L to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 61: DAC_L1 to HPROUT Volume Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to HPROUT 1: DAC_L1 is routed to HPROUT	
D6-D0	R/W	0000000	DAC_L1 to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 62: LINE2R to HPROUT Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to HPROUT 1: LINE2R is routed to HPROUT	
D6-D0	R/W	0000000	LINE2R to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 63: PGA_R to HPROUT Volume Control Register 9

	BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
	D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to HPROUT 1: PGA_R is routed to HPROUT	
[D6-D0	R/W	0000000	PGA_R to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 64: DAC_R1 to HPROUT Volume Control Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7	R/W		DAC_R1 Output Routing Control 0: DAC_R1 is not routed to HPROUT 1: DAC_R1 is routed to HPROUT	
D6-D0	R/W	0000000	DAC_R1 to HPROUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	



Page 0 / Register 65: **HPROUT Output Level Control Register 1**

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D4	R/W	0000	HPROUT Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010–1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	HPROUT Mute 0: HPROUT is muted 1: HPROUT is not muted	
D2	R/W	1	HPROUT Power Down Drive Control 0: HPROUT is weakly driven to a common-mode when powered down 1: HPROUT is tri-stated with powered down	
D1	R	1	HPROUT Volume Control Status 0: Not all programmed gains to HPROUT have been applied yet 1: All programmed gains to HPROUT have been applied	
D0	R/W	0	HPROUT Power Control 0: HPROUT is not fully powered up 1: HPROUT is fully powered up	

Page 0 / Register 66: LINE2L to HPRCOM Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to HPRCOM 1: LINE2L is routed to HPRCOM	
D6-D0	R/W	0000000	LINE2L to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 67: PGA_L to HPRCOM Volume Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to HPRCOM 1: PGA_L is routed to HPRCOM	
D6-D0	R/W	0000000	PGA_L to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 68: DAC_L1 to HPRCOM Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to HPRCOM 1: DAC_L1 is routed to HPRCOM	
D6-D0	R/W	0000000	DAC_L1 to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 69: LINE2R to HPRCOM Volume Control Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to HPRCOM 1: LINE2R is routed to HPRCOM	
D6-D0	R/W	0000000	LINE2R to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	



Page 0 / Register 70: PGA_R to HPRCOM Volume Control Register 1

	BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
	D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to HPRCOM 1: PGA_R is routed to HPRCOM	
I	D6-D0	R/W	0000000	PGA_R to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 71: DAC_R1 to HPRCOM Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	DAC_R1 Output Routing Control 0: DAC_R1 is not routed to HPRCOM 1: DAC_R1 is routed to HPRCOM	
D6-D0	R/W	0000000	DAC_R1 to HPRCOM Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 72: HPRCOM Output Level Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D4	R/W	0000	HPRCOM Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010–1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	HPRCOM Mute 0: HPRCOM is muted 1: HPRCOM is not muted	
D2	R/W	1	HPRCOM Power Down Drive Control 0: HPRCOM is weakly driven to a common-mode when powered down 1: HPRCOM is tri-stated with powered down	
D1	R	1	HPRCOM Volume Control Status 0: Not all programmed gains to HPRCOM have been applied yet 1: All programmed gains to HPRCOM have been applied	
D0	R/W	0	HPRCOM Power Control 0: HPRCOM is not fully powered up 1: HPRCOM is fully powered up	

Page 0 / Registers 73–78: Reserved Registers 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7-D0	R/W	00000000	Reserved. Write only 00000000 to these registers.	

Page 0 / Register 79: Reserved Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W	00000010	Reserved. Write only 00000010 to this register.	

Page 0 / Register 80: LINE2L to LEFT_LOP/M Volume Control Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to LEFT_LOP/M 1: LINE2L is routed to LEFT_LOP/M	

0 Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated

www.ti.com

Page 0 / Register 80: LINE2L to LEFT_LOP/M Volume Control Register (continued) 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D6-D0	R/W	0000000	LINE2L to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 81: PGA_L to LEFT_LOP/M Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to LEFT_LOP/M 1: PGA_L is routed to LEFT_LOP/M	
D6-D0	R/W	0000000	PGA_L to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 82: DAC_L1 to LEFT_LOP/M Volume Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to LEFT_LOP/M 1: DAC_L1 is routed to LEFT_LOP/M	
D6-D0	R/W	0000000	DAC_L1 to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 83: LINE2R to LEFT_LOP/M Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to LEFT_LOP/M 1: LINE2R is routed to LEFT_LOP/M	
D6-D0	R/W	0000000	LINE2R to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 84: PGA_R to LEFT_LOP/M Volume Control Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to LEFT_LOP/M 1: PGA_R is routed to LEFT_LOP/M	
D6-D0	R/W	0000000	PGA_R to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 85: DAC_R1 to LEFT_LOP/M Volume Control Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7	R/W	0	DAC_R1 Output Routing Control 0: DAC_R1 is not routed to LEFT_LOP/M 1: DAC_R1 is routed to LEFT_LOP/M	
D6-D0	R/W	0000000	DAC_R1 to LEFT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Product Folder Link(s): TLV320AIC32



Page 0 / Register 86: LEFT_LOP/M Output Level Control Register 1

		. ago o i	_ '	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D4	R/W	0000	LEFT_LOP/M Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010-1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	LEFT_LOP/M Mute 0: LEFT_LOP/M is muted 1: LEFT_LOP/M is not muted	
D2	R/W	0	Reserved. Write only zero to this register bit.	
D1	R	1	LEFT_LOP/M Volume Control Status 0: Not all programmed gains to LEFT_LOP/M have been applied yet 1: All programmed gains to LEFT_LOP/M have been applied	
D0	R/W	0	LEFT_LOP/M Power Control 0: LEFT_LOP/M is not fully powered up 1: LEFT_LOP/M is fully powered up	

Page 0 / Register 87: LINE2L to RIGHT_LOP/M Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	LINE2L Output Routing Control 0: LINE2L is not routed to RIGHT_LOP/M 1: LINE2L is routed to RIGHT_LOP/M	
D6-D0	R/W	0000000	LINE2L to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 88: PGA_L to RIGHT_LOP/M Volume Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7	R/W	0	PGA_L Output Routing Control 0: PGA_L is not routed to RIGHT_LOP/M 1: PGA_L is routed to RIGHT_LOP/M	
D6-D0	R/W	0000000	PGA_L to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 89: DAC_L1 to RIGHT_LOP/M Volume Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7	R/W	0	DAC_L1 Output Routing Control 0: DAC_L1 is not routed to RIGHT_LOP/M 1: DAC_L1 is routed to RIGHT_LOP/M	
D6-D0	R/W	0000000	DAC_L1 to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 90: LINE2R to RIGHT_LOP/M Volume Control Register 9

		0		
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7	R/W	0	LINE2R Output Routing Control 0: LINE2R is not routed to RIGHT_LOP/M 1: LINE2R is routed to RIGHT_LOP/M	
D6-D0	R/W	0000000	LINE2R to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Copyright © 2005–2008, Texas Instruments Incorporated



Page 0 / Register 91: PGA_R to RIGHT_LOP/M Volume Control Register 1

	BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
	D7	R/W	0	PGA_R Output Routing Control 0: PGA_R is not routed to RIGHT_LOP/M 1: PGA_R is routed to RIGHT_LOP/M	
D	06-D0	R/W	0000000	PGA_R to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 92: DAC_R1 to RIGHT_LOP/M Volume Control Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7	R/W	0	DAC_R1 Output Routing Control 0: DAC_R1 is not routed to RIGHT_LOP/M 1: DAC_R1 is routed to RIGHT_LOP/M	
D6-D0	R/W	0000000	DAC_R1 to RIGHT_LOP/M Analog Volume Control For 7-bit register setting versus analog gain values, see Table 5	

Page 0 / Register 93: RIGHT LOP/M Output Level Control Register 5

		•		
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	
D7-D4	R/W	0000	RIGHT_LOP/M Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010-1111: Reserved. Do not write these sequences to these register bits.	
D3	R/W	0	RIGHT_LOP/M Mute 0: RIGHT_LOP/M is muted 1: RIGHT_LOP/M is not muted	
D2	R/W	0	Reserved. Write only zero to this register bit.	
D1	R	1	RIGHT_LOP/M Volume Control Status 0: Not all programmed gains to RIGHT_LOP/M have been applied yet 1: All programmed gains to RIGHT_LOP/M have been applied	
D0	R/W	0	RIGHT_LOP/M Power Control 0: RIGHT_LOP/M is not fully powered up 1: RIGHT_LOP/M is fully powered up	

Page 0 / Register 94: Module Power Status Register 7

			ge of Register on Module I ower officer of
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7	R	0	Left DAC Power Status 0: Left DAC not fully powered up 1: Left DAC fully powered up
D6	R	0	Right DAC Power Status 0: Right DAC not fully powered up 1: Right DAC fully powered up
D5	R	0	Reserved. Write only zero to this bit.
D4	R	0	LEFT_LOP/M Power Status 0: LEFT_LOP/M output driver powered down 1: LEFT_LOP/M output driver powered up
D3	R	0	RIGHT_LOP/M Power Status 0: RIGHT_LOP/M is not fully powered up 1: RIGHT_LOP/M is fully powered up
D2	R	0	HPLOUT Driver Power Status 0: HPLOUT Driver is not fully powered up 1: HPLOUT Driver is fully powered up



Page 0 / Register 94: Module Power Status Register (continued) 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D1	R/W	0	HPROUT Driver Power Status 0: HPROUT Driver is not fully powered up 1: HPROUT Driver is fully powered up	
D0	R	0	Reserved. Do not write to this register bit.	1

Page 0 / Register 95: Output Driver Short Circuit Detection Status Register 3

BIT	READ/	RESET	DESCRIPTION	4
	WRITE	VALUE		
D7	R	0	HPLOUT Short Circuit Detection Status 0: No short circuit detected at HPLOUT 1: Short circuit detected at HPLOUT	
D6	R	0	HPROUT Short Circuit Detection Status 0: No short circuit detected at HPROUT 1: Short circuit detected at HPROUT	
D5	R	0	HPLCOM Short Circuit Detection Status 0: No short circuit detected at HPLCOM 1: Short circuit detected at HPLCOM	
D4	R	0	HPRCOM Short Circuit Detection Status 0: No short circuit detected at HPRCOM 1: Short circuit detected at HPRCOM	
D3	R	0	HPLCOM Power Status 0: HPLCOM is not fully powered up 1: HPLCOM is fully powered up	
D2	R	0	HPRCOM Power Status 0: HPRCOM is not fully powered up 1: HPRCOM is fully powered up	
D1-D0	R	00	Reserved. Do not write to these register bits.	

Page 0 / Register 96: Sticky Interrupt Flags Register 5

	rago of Register of				
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	(
D7	R	0	HPLOUT Short Circuit Detection Status 0: No short circuit detected at HPLOUT driver 1: Short circuit detected at HPLOUT driver		
D6	R	0	HPROUT Short Circuit Detection Status 0: No short circuit detected at HPROUT driver 1: Short circuit detected at HPROUT driver		
D5	R	0	HPLCOM Short Circuit Detection Status 0: No short circuit detected at HPLCOM driver 1: Short circuit detected at HPLCOM driver		
D4	R	0	HPRCOM Short Circuit Detection Status 0: No short circuit detected at HPRCOM driver 1: Short circuit detected at HPRCOM driver		
D3-D2	R	00	Reserved. Write only 00 to these bits.		
D1	R	0	Left ADC AGC Noise Gate Status 0: Left ADC Signal Power Greater than Noise Threshold for Left AGC 1: Left ADC Signal Power Lower than Noise Threshold for Left AGC		
D0	R	0	Right ADC AGC Noise Gate Status 0: Right ADC Signal Power Greater than Noise Threshold for Right AGC 1: Right ADC Signal Power Lower than Noise Threshold for Right AGC		

6



Page 0 / Register 97: Real-time Interrupt Flags Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION		
D7	R	0	HPLOUT Short Circuit Detection Status 0: No short circuit detected at HPLOUT driver 1: Short circuit detected at HPLOUT driver		
D6	R	0	HPROUT Short Circuit Detection Status 0: No short circuit detected at HPROUT driver 1: Short circuit detected at HPROUT driver		
D5	R	0	HPLCOM Short Circuit Detection Status 0: No short circuit detected at HPLCOM driver 1: Short circuit detected at HPLCOM driver		
D4	R	0	HPRCOM Short Circuit Detection Status 0: No short circuit detected at HPRCOM driver 1: Short circuit detected at HPRCOM driver		
D3-D2	R	00	Reserved. Write only 00 to these bits.		
D1	R	0	Left ADC AGC Noise Gate Status 0: Left ADC Signal Power Greater than Noise Threshold for Left AGC 1: Left ADC Signal Power Lower than Noise Threshold for Left AGC		
D0	R	0	Right ADC AGC Noise Gate Status 0: Right ADC Signal Power Greater than Noise Threshold for Right AGC 1: Right ADC Signal Power Lower than Noise Threshold for Right AGC		

Page 0 / Register 98–100: Reserved Registers 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	00000000	Reserved. Write only 00000000 to these bits.	1

Page 0 / Register 101: Additional Clock Control Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D1	R/W	0000000	Reserved. Write only 0000000 to these bits.	
D0	R/W	0	CODEC_CLKIN Source Selection 0: CODEC_CLKIN uses PLLDIV_OUT 1: CODEC_CLKIN uses CLKDIV_OUT	

Page 0 / Register 102: Clock Generation Control Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION
D7-D6	R/W	00	CLKDIV_IN Source Selection 00: CLKDIV_IN uses MCLK 01: Reserved. Do not use. 10: CLKDIV_IN uses BCLK 11: Reserved. Do not use.
D5-D4	R/W	00	PLLCLK_IN Source Selection 00: PLLCLK_IN uses MCLK 01: Reserved. Do not use. 10: PLLCLK_IN uses BCLK 11: Reserved. Do not use.
D3-D0	R/W	0010	Reserved. Write only 0010 to these bits.

Page 0 / Register 103–127: Reserved Registers 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R	00000000	Reserved. Do not write to these registers.	

10



Page 1 / Register 0: Page Select Register 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D1	Χ	0000000	Reserved, write only zeros to these register bits	
D0	R/W	0	Page Select Bit Writing zero to this bit sets Page-0 as the active page for following register accesses. Writing a one to this bit sets Page-1 as the active page for following register accesses. It is recommended that the user read this register bit back after each write, to ensure that the proper page is being accessed for future register read/writes. This register has the same functionality on page-0 and page-1.	

Page 1 / Register 1: Left Channel Audio Effects Filter N0 Coefficient MSB Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0x6B	Left Channel Audio Effects Filter N0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 2: Left Channel Audio Effects Filter N0 Coefficient LSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R/W	0xE3	Left Channel Audio Effects Filter N0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 3: Left Channel Audio Effects Filter N1 Coefficient MSB Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7-D0	R/W	0x96	Left Channel Audio Effects Filter N1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 4: Left Channel Audio Effects Filter N1 Coefficient LSB Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W		Left Channel Audio Effects Filter N1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 5: Left Channel Audio Effects Filter N2 Coefficient MSB Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7-D0	R/W	0x67	Left Channel Audio Effects Filter N2 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 6: Left Channel Audio Effects Filter N2 Coefficient LSB 13

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	14
D7-D0	R/W	0x5D	Left Channel Audio Effects Filter N2 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

www.ti.com

age 1 / Degister 7. Left Channel Audio Effects Filter N2 Coefficient MSD Degister 1

Page 1 / Regist	er 7:	Left Channel	Audio Eff	fects Filter	N3 Coefficier	nt MSB Register	1
						_	

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0x6B	Left Channel Audio Effects Filter N3 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 8: Left Channel Audio Effects Filter N3 Coefficient LSB Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0xE3	Left Channel Audio Effects Filter N3 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 9: Left Channel Audio Effects Filter N4 Coefficient MSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R/W	0x96	Left Channel Audio Effects Filter N4 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 10: Left Channel Audio Effects Filter N4 Coefficient LSB Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7-D0	R/W	0x66	Left Channel Audio Effects Filter N4 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 11: Left Channel Audio Effects Filter N5 Coefficient MSB Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W	0x67	Left Channel Audio Effects Filter N5 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 12: Left Channel Audio Effects Filter N5 Coefficient LSB Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7-D0	R/W	0x5D	Left Channel Audio Effects Filter N5 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from -32768 to +32767.	


Page 1 / Register 13: Left Channel Audio Effects Filter D1 Coefficient MSB Register 13

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	14
D7-D0	R/W	0x7D	Left Channel Audio Effects Filter D1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 14: Left Channel Audio Effects Filter D1 Coefficient LSB Register 15

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	16
D7-D0	R/W	0x83	Left Channel Audio Effects Filter D1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Copyright © 2005–2008, Texas Instruments Incorporated





Page 1 / Register 15:	Left Channel Audio Effects Filter D2 Coefficient MSB Register	1
-----------------------	---	---

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0x84	Left Channel Audio Effects Filter D2 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 16: Left Channel Audio Effects Filter D2 Coefficient LSB Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0xEE	Left Channel Audio Effects Filter D2 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 17: Left Channel Audio Effects Filter D4 Coefficient MSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R/W	0x7D	Left Channel Audio Effects Filter D4 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 18: Left Channel Audio Effects Filter D4 Coefficient LSB Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	8
D7-D0	R/W	0x83	Left Channel Audio Effects Filter D4 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 19: Left Channel Audio Effects Filter D5 Coefficient MSB Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W	0x84	Left Channel Audio Effects Filter D5 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 20: Left Channel Audio Effects Filter D5 Coefficient LSB Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7-D0	R/W	0xEE	Left Channel Audio Effects Filter D5 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 21: Left Channel De-emphasis Filter N0 Coefficient MSB Register 13

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	1
D7-D0	R/W	0x39	Left Channel De-emphasis Filter N0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 22: Left Channel De-emphasis Filter N0 Coefficient LSB Register 15

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	16
D7-D0	R/W		Left Channel De-emphasis Filter N0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Submit Documentation Feedback

Product Folder Link(s): TLV320AIC32

4

www.ti.com

Page 1 / Register 23: 1 Left Channel De-emphasis Filter N1 Coefficient MSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0xF3	Left Channel De-emphasis Filter N1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 24: Left Channel De-emphasis Filter N1 Coefficient LSB Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0x2D	Left Channel De-emphasis Filter N1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 25: Left Channel De-emphasis Filter D1 Coefficient MSB Register 7

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R/W	0x53	Left Channel De-emphasis Filter A0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 26: Left Channel De-emphasis Filter D1 Coefficient LSB Register 8

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	9
D7-D0	R/W		Left Channel De-emphasis Filter A0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 27: 11 Right Channel Audio Effects Filter N0 Coefficient MSB Register 10

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7-D0	R/W	0x6B	Right Channel Audio Effects Filter N0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 28: 14 Right Channel Audio Effects Filter N0 Coefficient LSB Register 13

	•	•		
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	15
D7-D0	R/W		Right Channel Audio Effects Filter N0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 29: 17 Right Channel Audio Effects Filter N1 Coefficient MSB Register 16

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	18
D7-D0	R/W	0x96	Right Channel Audio Effects Filter N1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 30: 20 Right Channel Audio Effects Filter N1 Coefficient LSB Register 19

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	21
D7-D0	R/W	0x66	Right Channel Audio Effects Filter N1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Copyright © 2005–2008, Texas Instruments Incorporated



Page 1 / Register 31: 1 Right Channel Audio Effects Filter N2 Coefficient MSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0x67	Right Channel Audio Effects Filter N2 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 32: 3 Right Channel Audio Effects Filter N2 Coefficient LSB Register 9

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0x5D	Right Channel Audio Effects Filter N2 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 33: 7 Right Channel Audio Effects Filter N3 Coefficient MSB Register 8

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-D0	R/W	0x6B	Right Channel Audio Effects Filter N3 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 34: 12 Right Channel Audio Effects Filter N3 Coefficient LSB Register 11

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W	0xE3	Right Channel Audio Effects Filter N3 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 35: 14 Right Channel Audio Effects Filter N4 Coefficient MSB Register 21

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	13
D7-D0	R/W	0x96	Right Channel Audio Effects Filter N4 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 36: 17 Right Channel Audio Effects Filter N4 Coefficient LSB Register 16

E	BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	15
D7	7-D0	R/W	0x66	Right Channel Audio Effects Filter N4 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 37: 18 Right Channel Audio Effects Filter N5 Coefficient MSB Register 20

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	19
D7-D0	R/W		Right Channel Audio Effects Filter N5 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 38: 22 Right Channel Audio Effects Filter N5 Coefficient LSB Register 24

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	23
D7-D0	R/W		Right Channel Audio Effects Filter N5 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

www.ti.com

Page 1 / Register 39: 1 Right Channel Audio Effects Filter D1 Coefficient MSB Register 6

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0x7D	Right Channel Audio Effects Filter D1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 40: 4 Right Channel Audio Effects Filter D1 Coefficient LSB Register 3

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	5
D7-D0	R/W	0x83	Right Channel Audio Effects Filter D1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 41: 9 Right Channel Audio Effects Filter D2 Coefficient MSB Register 8

ВІ	IT	READ/ WRITE	RESET VALUE	DESCRIPTION	7
D7-	-D0	R/W	0x84	Right Channel Audio Effects Filter D2 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 42: 11 Right Channel Audio Effects Filter D2 Coefficient LSB Register 15

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	10
D7-D0	R/W	0xEE	Right Channel Audio Effects Filter D2 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 43: 13 Right Channel Audio Effects Filter D4 Coefficient MSB Register 14

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	12
D7-D0	R/W		Right Channel Audio Effects Filter D4 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 44: 17 Right Channel Audio Effects Filter D4 Coefficient LSB Register 18

	•	•	-	
BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	16
D7-D0	R/W		Right Channel Audio Effects Filter D4 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 45: 20 Right Channel Audio Effects Filter D5 Coefficient MSB Register 19

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	21
D7-D0	R/W	0x84	Right Channel Audio Effects Filter D5 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 46: 23 Right Channel Audio Effects Filter D5 Coefficient LSB Register 22

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	24
D7-D0	R/W	0xEE	Right Channel Audio Effects Filter D5 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Copyright © 2005–2008, Texas Instruments Incorporated



Page 1 / Register 47: 1 Right Channel De-emphasis Filter N0 Coefficient MSB Register 5

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R/W	0x39	Right Channel De-emphasis Filter N0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 48: 3 Right Channel De-emphasis Filter N0 Coefficient LSB Register 10

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	4
D7-D0	R/W	0x55	Right Channel De-emphasis Filter N0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 49:8 Right Channel De-emphasis Filter N1 Coefficient MSB Register 7

В	BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	6
D7-	7-D0	R/W	0xF3	Right Channel De-emphasis Filter N1 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 50: Right Channel De-emphasis Filter N1 Coefficient LSB Register

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	9
D7-D0	R/W	0x2D	Right Channel De-emphasis Filter N1 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 51: Right Channel De-emphasis Filter D1 Coefficient MSB Register 13

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	11
D7-D0	R/W	0x53	Right Channel De-emphasis Filter A0 Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 52: 16 Right Channel De-emphasis Filter D1 Coefficient LSB Register 15

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	14
D7-D0	R/W	0x7E	Right Channel De-emphasis Filter A0 Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Page 1 / Register 53: 3-D Attenuation Coefficient MSB Register 18

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	17
D7-D0	R/W	0x7F	3-D Attenuation Coefficient MSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

3-D Attenuation Coefficient LSB Register 19 Page 1 / Register 54:

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	20
D7-D0	R/W		3-D Attenuation Coefficient LSB The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a 2's complement integer, with possible values ranging from –32768 to +32767.	

Product Folder Link(s): TLV320AIC32

72

Copyright © 2005-2008, Texas Instruments Incorporated

www.ti.com

Page 1 / Register 55–127: Reserved Registers 1

BIT	READ/ WRITE	RESET VALUE	DESCRIPTION	2
D7-D0	R	0x00	Reserved. Do not write to these registers.	



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION 1

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV320AIC32IRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC32I	Samples
TLV320AIC32IRHBRG4	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC32I	Samples
TLV320AIC32IRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC32I	Samples
TLV320AIC32IRHBTG4	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIC32I	Samples

(1) The marketing status values are defined as follows:

3

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance 4 do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. 7

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation 8 of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two 9 lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information 10 provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis2

PACKAGE MATERIALS INFORMATION

www.ti.com 1

TAPE AND REEL INFORMATION 2



*All dimensions are nominal 4

All difficusions are nominal	+												
Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	5
TLV320AIC32IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2	
TLV320AIC32IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2	



PACKAGE MATERIALS INFORMATION

www.ti.com 1




*All dimensions are nominal 3

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV320AIC32IRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0
TLV320AIC32IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch 1

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A






PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: 2


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 3 per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD 1




NOTES: (continued) 3

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued) 3

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate 6 design recommendations.



IMPORTANT NOTICE AND DISCLAIMER 1

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE 2 DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate 3 TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on 4 ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 5 Copyright © 2020, Texas Instruments Incorporated