
#### Course Outline

- 1. Structure of a Compiler
- 2. Instruction Level Parallelism Optimizations (Josep Llosa)
  - Instruction Level Parallelism
  - Machine Independent Optimizations
  - Instruction Scheduling
  - Register Allocation
- 3. Memory Hierarchy Optimizations (J.R. Herrero)
  - Basic Concepts Acknowledgement: Marta Jiménez
  - Basic Transformations
  - Loop Vectorization
- 4. Thread Level Parallelism Optimizations (Marc González)
  - Thread level Parallelism
  - Analysis and detection of parallelism
  - Programming models
  - Parallel execution
  - Memory models

- Microprocessor vector extensions (SIMD)
- Overcoming limitations to SIMD-Vectorization
  - Data Dependences
  - Data Alignment
  - Aliasing
  - Non-unit strides

#### Microprocessor vector extensions

 Loop vectorization transforms a program so that the same operation is performed at the same time on several vector elements



#### SIMD Vectorization


- The use of SIMD units can speed up the program
- Intel SSE and IBM Altivec have 128-bit vector registers and functional units
  - 4 32-bit single precision floating point numbers
  - 2 64-bit double precision floating point numbers
  - 4 32-bit integer numbers
  - 2 64-bit integer numbers
  - 8 16-bit integer or shorts
  - 16 8-bit bytes or char
- Assuming a single ALU, these SIMD units can execute 4 single precision or 2 double precision operations in the time it takes to do only one of these operations by a scalar unit.
- Newer processors: increasing vector length
  - Intel & AMD: AVX, AVX2 (256-bit vector registers)
  - Intel: AVX-512 (512-bit vector registers) [Beware of downclocking]
  - IBM Power 9 VSU (128-bits)
  - ARM: SVE -- vector length-agnostic programming model (128-bits -> 2048)

• ...


#### Executing our simple example

Platform: Intel Nehalem (Intel Core i7, 2.67GHz)
 Intel ICC compiler, version 11.1

#### **Exec. Time scalar code:** 6.1



**Exec. Time vector code:** 3.2



Speedup: 1.8

#### How do we access the SIMD units?

- Three choices
  - Assembly Language

```
..B8.5

movaps a(,%rdx,4), %xmm0
addps b(,%rdx,4), %xmm0
movaps %xmm0, c(,%rdx,4)
addq $4, %rdx
cmpq $rdi, %rdx
jl ..B8.5
```

Vector Intrinsics

```
void example(){
   __m128 rA, rB, rC;
   for (int i = 0; i <LEN; i+=4){
      rA = _mm_load_ps(&a[i]);
      rB = _mm_load_ps(&b[i]);
      rC = _mm_add_ps(rA,rB);
      _mm_store_ps(&C[i], rC);
}}</pre>
```

C code and a vectorizing compiler

```
for (i=0; i<LEN; i++)
c[i] = a[i] + b[i];
```

# Why use compiler vectorization?

- Easier
- Portable across vendors and machines
  - Although compiler directives differ across compilers
- Better performance of the compiler generated code
  - Compiler applies other transformations

Compilers make your codes (almost) machine independent

# Compiler vectorization

- Compilers can vectorize for us, but they may fail:
  - Code cannot be vectorized due to data dependences: vectorization will produce incorrect results
  - 2. Code can be vectorized, but the compiler fail to vectorize the code in its current form
    - Programmer can use compiler directives to give the compiler the necessary information
    - 2. Programmer can transform the code

```
void test (float* A, float* B, float* C,
float* D, float* E)
{
  for (i=0; i<LEN; i++)
    A[i] = B[i]+C[i]+D[i]+E[i];
}</pre>
```

```
void test (float* __restrict__ A,
float* __restrict__ B,
float* __restrict__ C,
float* __restrict__ D,
float* __restrict__ E)
{
   for (i=0; i<LEN; i++)
        A[i] = B[i]+C[i]+D[i]+E[i];
}</pre>
```

#### **Intel Nehalem**

**Compiler report:** Loop was not

vectorized

**Exec. Time scalar code:** 5.6

Exec. Time vector code: --

Speedup: --

#### **Intel Nehalem**

**Compiler report:** Loop was

vectorized

**Exec. Time scalar code:** 5.6

**Exec. Time vector code:** 2.2

Speedup: 2.5

The \_\_\_restrict\_\_ keyword is used in pointer declarations to say:

 for the lifetime of the pointer, only it (or a value directly derived from it) will be used to access the object to which it points

- Microprocessor vector extensions (SIMD)
- Overcoming limitations to SIMD-Vectorization
  - Data Dependences
  - Data Alignment
  - Aliasing
  - Non-unit strides

# Vectorization is not always legal

Vectorization of some codes could produce incorrect results

 Compilers (and programmers) should study data dependences to determine if a program can be vectorized

# Definition of dependence

- A statement S is said to be data dependent on statement T if
  - T executes before S in the original sequential program
  - S and T access the same data item
  - At least one of the accesses is a write

#### True dependence

$$S1: A = B + C$$

$$S2: D = A * 3$$

$$S2: D = A * 3$$

#### **Antidependence**

R1: 
$$X = Y / 25$$
  
R2:  $Y = Z + 1$ 

#### Output Dependence

$$T1: M = N / Q$$


$$T2: M = P - F$$

$$T2$$

# Data dependences

- Dependences indicate an execution order that must be respected
- Executing statements in the order of the dependences guarantees correct results
- Statements not dependent on each other can be reordered, executed in parallel, or coalesced into a vector operation

- Loop vectorization is not always a legal transformation
  - Compilers can vectorize when there are only forward dependences
  - Compilers cannot vectorize when there is a cycle in the data dependences graph (with the exception of a self-antidependence), unless a transformation is applied to remove the cycle
  - Codes with only backward dependences can be vectorized, but need to be transformed



 When vectorizing a loop with several statements the compiler need to strip-mine the loop and then apply loop distribution

```
for (i=0; i<LEN; i++) {
    a[i] = b[i]+(float)1.0;
    c[i] = b[i]+(float)2.0
}</pre>
```



```
for (ii=0; ii<LEN; ii+=strip_size)
  for (i=ii; i<ii+ strip_size; i++) {
    a[i] = b[i]+(float)1.0;
    c[i] = b[i]+(float)2.0
}</pre>
```



```
for (ii=0; ii<LEN; ii+=strip_size) {
  for (i=ii; i<ii+ strip_size; i++)
    a[i] = b[i]+(float)1.0;
  for (i=ii; i<ii+ strip_size; i++)
    c[i] = b[i]+(float)2.0
}</pre>
```

 When vectorizing a loop with several statements the compiler need to strip-mine the loop and then apply loop distribution

```
for (i=0; i<LEN; i++) {
   S1: a[i] = b[i]+(float)1.0;
   S2: c[i] = b[i]+(float)2.0
}</pre>
```



```
for (ii=0; ii<LEN; ii+=strip_size) {
  for (i=ii; i<ii+ strip_size; i++)
    a[i] = b[i]+(float)1.0;
  for (i=ii; i<ii+ strip_size; i++)
    c[i] = b[i]+(float)2.0
}</pre>
```

```
i=0 i=1 i=2 i=3 i=4 i=5 i=6 i=7
```






 When vectorizing a loop with several statements the compiler need to strip-mine the loop and then apply loop distribution

```
for (i=0; i<LEN; i++) {
    S1: a[i] = b[i]+(float)1.0;
    S2: c[i] = b[i]+(float)2.0
}

for (ii=0; ii<LEN; ii+=strip_size) {
    for (i=ii; i<ii+ strip_size; i++)
        a[i] = b[i]+(float)1.0;
    for (i=ii; i<ii+ strip_size; i++)
        c[i] = b[i]+(float)2.0
}</pre>
```



Acyclic dependence graphs: forward dependences

```
for (i=0; i<LEN; i++) {
   S1: a[i] = b[i]+ c[i];
   S2: d[i] = a[i]+(float)1.0
}</pre>
```

#### **Intel Nehalem**


**Compiler report:** Loop was

vectorized

**Exec. Time scalar code:** 10.2

**Exec. Time vector code:** 6.3

Speedup: 1.6




Acyclic dependence graphs: backward dependences

```
for (i=0; i<LEN; i++) {
   S1: a[i] = b[i]+ c[i];
   S2: d[i] = a[i+1]+(float)1.0
}</pre>
```

backward dependence

i=0 
$$\begin{cases} S1: a[0] = b[0] + c[0] \\ S2: d[0] = a[1] + 1 \end{cases}$$
i=1 
$$\begin{cases} S1: a[1] = b[0] + c[0] \\ S2: d[1] = a[2] + 1 \end{cases}$$




This loop cannot be vectorized as it is

Acyclic dependence graphs: backward dependences


```
for (i=0; i<LEN; i++) {
   S1: a[i] = b[i]+ c[i];
   S2: d[i] = a[i+1]+(float)1.0
}</pre>
```

#### Reorder of statements

```
for (i=0; i<LEN; i++) {
   S2: d[i] = a[i+1]+(float)1.0
   S1: a[i] = b[i]+ c[i];
}</pre>
```



backward depedence



forward depedence

Acyclic dependence graphs: backward dependences

```
for (i=0; i<LEN; i++) {
   S1: a[i] = b[i]+ c[i];
   S2: d[i] = a[i+1]+(float)1.0
}</pre>
```

```
for (i=0; i<LEN; i++) {
   S2: d[i] = a[i+1]+(float)1.0
   S1: a[i] = b[i]+ c[i];
}</pre>
```

#### **Intel Nehalem**

**Compiler report:** Loop was not vectorized. Existence of vector dependence

**Exec. Time scalar code:** 12.6

**Exec. Time vector code: --**

Speedup: --

#### **Intel Nehalem**

Compiler report: Loop was vectorized

**Exec. Time scalar code:** 10.7 **Exec. Time vector code:** 6.2


**Speedup:** 1.72

**Speedup vs non-reordered code:** 2.03

Cycles in the dependence graphs

```
for (i=0; i<LEN-1; i++) {
   S1: a[i] = a[i+1]+ b[i];
}</pre>
```


```
a[0]=a[1]+b[0]
a[1]=a[2]+b[1]
a[2]=a[3]+b[2]
a[3]=a[4]+b[3]
```



Self-antidependence can be vectorized

```
for (i=1; i<LEN; i++) {
   S1: a[i] = a[i-1]+ b[i];
}</pre>
```


```
a[1]=a[0]+b[1]
a[2]=a[1]+b[2]
a[3]=a[2]+b[3]
a[4]=a[3]+b[4]
```



Self true-dependence can not be vectorized (as it is)

Cycles in the dependence graphs

```
for (i=0; i<LEN-1; i++) {
   S1: a[i] = a[i+1]+ b[i];
}</pre>
```







Compiler report: Loop was

vectorized.

Exec. Time scalar code: 6.0 Exec. Time vector code: 2.7

Speedup: 2.2



#### **Intel Nehalem**

**Compiler report:** Loop was not vectorized. Existence of vector dependence


**Exec. Time scalar code:** 7.2 **Exec. Time vector code:** --

Speedup: --

# Data Alignment

- Vector loads/stores load/store 128 consecutive bits to a vector register
- Data addresses need to be 16-byte (128 bits) aligned to be loaded/stored
  - Intel platforms support aligned and unaligned load/stores
  - IBM platforms do not support unaligned load/stores

```
void test (float* a, float* b, float* c)
{
  for (i=0; i<LEN; i++)
    a[i] = b[i]+c[i];
}</pre>
```



# Data Alignment

- To know if a pointer is 16-byte aligned, the last digit of the pointer address in hex must be 0
- Note that if &b[0] is 16-byte aligned, and is a single precision array, then &b[4] is also 16-byte aligned
- In many cases, the compiler cannot statically know the alignment of the address in a pointer
- The compiler assumes that the base address of the pointer is 16-byte aligned and adds a run-time checks for it
  - If the runtime check is false, then it uses another code (which may be scalar)

# Data Alignment

 Manual 16-byte alignment can be achieved by forcing the base address to be multiple of 16

```
__attribute___((aligned(16))) float b[N];
float* a = (float*) memalign(16, N*sizeof(float));
```

Note: memalign is considered obsolete --> posix\_memalign

 When the pointer is passed to a function, the compiler should be aware of where the 16-byte aligned address of the array starts.

```
void func1 (float* a, float* b, float* c) {
    _assume_aligned (a, 16);
    _assume_aligned (b, 16);
    _assume_aligned (c, 16);
    for (i=0; i<LEN; i++)
        a[i] = b[i]+c[i];
}</pre>
```

Can the compiler vectorize this loop?

```
void func1 (float* a, float* b, float* c) {
  for (i=0; i<LEN; i++)
    a[i] = b[i]+c[i];
}</pre>
```

Can the compiler vectorize this loop?

```
float* a = &b[1];
...

void func1 (float* a, float* b, float* c) {
  for (i=0; i<LEN; i++)
    a[i] = b[i]+c[i];
}</pre>
```

$$b[1] = b[0] + c[0]$$
  
 $b[2] = b[1] + c[1]$ 

- a and b are aliasing
- There is a self-true dependence
- Vectorizing this loop would be illegal
- To vectorize, the compiler needs to guarantee that the pointers are not aliased

- Two solutions can be used to avoid run-time checks
  - 1. Static and global arrays

```
__atribute___ ((aligned(16))) float a[LEN];
__atribute__ ((aligned(16))) float b[LEN];
__atribute__ ((aligned(16))) float c[LEN];

void func1 () {
  for (i=0; i<LEN; i++)
    a[i] = b[i]+c[i];
}
int main() {
    ...
  func1();
}</pre>
```


- Two solutions can be used to avoid run-time checks
  - 2. \_\_\_restrict\_\_\_ keyword

```
void func1 (float* restrict a, float* restrict b,
float* restrict c) {
 assume aligned(a, 16);
 assume aligned(b, 16);
 assume aligned(c, 16);
 for (i=0; i<LEN; i++)
   a[i] = b[i] + c[i];
int main() {
 float* a= (float*) memalign(16,LEN*sizeof(float));
 float* b= (float*) memalign(16,LEN*sizeof(float));
 float* c= (float*) memalign(16,LEN*sizeof(float));
 func1(a,b,c);
```

Array of a struct

```
typedef struct {int x, y, z} point;
point pt[LEN];


for (i=0; i<LEN; i++)
   pt[i].y *= scale;
}</pre>
```



Array of a struct

```
typedef struct {int x, y, z} point;
point pt[LEN];


for (i=0; i<LEN; i++)
   pt[i].y *= scale;
}</pre>
```



Array of a struct

```
typedef struct {int x, y, z} point;
point pt[LEN];

for (i=0; i<LEN; i++)
   pt[i].y *= scale;
}</pre>
```




Array of a struct

```
typedef struct
{int x, y, z} point;
point pt[LEN];
for (i=0; i<LEN; i++)
    pt[i].y *= scale;
```

Arrays

```
int ptx[LEN], pty[LEN];
int ptz[LEN];
for (i=0; i<LEN; i++)
    pty[i] *= scale;
```

```
vector load vector load
point pt[N] X_0 \ y_0 \ Z_0 \ X_1 \ y_1 \ Z_1 \ X_2 \ y_2 \ Z_2
 vector register
                           y_0 \mid y_1 \mid y_2 \mid
 (I need)
```



# **Compiler Directives**

 Compiler vectorizes many loops, but many more can be vectorized if the appropriate directives are used

Compiler Hints for Intel ICC	Semantics
#pragma ivdep	Ignore assume data dependences
#pragma vector always	override efficiency heuristics
#pragma novector	disable vectorization
restrict	assert exclusive access through pointer
attribute ((aligned(int-val)))	request memory alignment
memalign(int-val,size);	malloc aligned memory
assume_aligned(exp, int-val)	assert alignment property

# Summary

- Microprocessor vector extensions can contribute to improve program performance and the amount of this contribution is likely to increase in the future as vector lengths grow
- Compilers are only partially successful at vectorizing
- When the compiler fails, programmers can
  - Add compiler directives
  - Apply loop transformations
- If after transforming the code, the compiler still fails to vectorize (or the performance of the generated code is poor), the only option to program the vector extensions directly using assembly language (or intrinsics)