Multi-Gpu Parallelization of Scientific Computing Applications: the Case of the NAS Multi-Zone Parallel Benchmarks

Compilers For High Performance Computing
Computer Architecture Department
Technical University of Catalonia




Outline

- Multi-Zone NAS Parallel Benchmarks (NPB-MZ)
- NPB-MZ Multi-Gpu Parallelization
- Performance Analysis
- Conclusions

NPB-MZ: Applications, Computation and Data Structures

- Applications
 - BT-MZ, LU-MZ, SP-MZ
- Computational phases
 - Communication Period
 - Computation Period
 - Time Step Loop
 - Both periods are repeated several times according to input parameters of the application




Spring 2023 2

NPB-MZ: Data Structures and Input Sizes


- Applications operate over a mesh of zones
 - **ZONE** = Set of multidimensional floating point matrices
 - Zones are in contact (e.g.: have borders, 2D surfaces)
 - Input size is identified as a CLASS
 - S, W, A, **B, C, D**, E and F

APPLICATION BT-MZ		LU-MZ		SP-MZ		Aggregated Grid Size	Memory Requirement (approx.)	
Problem Class	no. zones	no. iters	no. zones	no. iters	no. zones	no. iters		
Class S	2 x 2	60	4 x 4	50	2 x 2	100	24 x 24 x 6	1 MB
Class W	4 x 4	200	4 x 4	300	4 x 4	400	64 x 64 x 8	6 MB
Class A	4 x 4	200	4 x 4	250	4 x 4	400	128 x 128 x 16	50 MB
Class B	8 x 8	200	4 x 4	250	8 x 8	400	304 x 208 x 17	200 MB
Class C	16 x 16	200	4 x 4	250	16 x 16	400	480 x 320 x 28	0.8 GB
Class D	32 x 32	250	4 x 4	300	32 x 32	500	1632 x 1216 x 34	12.8 GB
Class E	64 x 64	250	4 x 4	300	64 x 64	500	4224 x 3456 x 92	250 GB
Class F	128 x 128	250	4 x 4	300	128 x 128	500	12032 x 8960 x 250	5.0 TB



NPB-MZ: Zones Sizes

- For BT-MZ application
 - Zones are of different size
 - Saw-based pattern for zone size assignment



1.61

2.76

1.61

K-dimension

16

16

7488

13

2

3

Outline

Multi-Zone NAS Parallel Benchmarks (NPB-MZ)

• NPB-MZ Multi-Gpu Parallelization

Performance Analysis

Conclusions

NPB-MZ Sources of parallelism

- Compute Period
 - INTER zone parallelism
 - Coarse grain parallelism
 - Parallelization of phase-zone loops

```
for (zone=1; zone<=NUM_ZONES; zone++)
add(u[zone], rhs[zone], nx[zone], ny[zone], nz[zone]);</pre>
```

Apply a phase to each zone

- **INTRA** zone parallelism
 - Fine grain parallelism
 - Parallelization of one phase computation over one zone

NPB-MZ Inter Zone Parallelization

- Inter Zone Parallelism
 - OpenMP parallel region executed by as many threads as gpus in the system
 - One CPU controls one GPU
 - Zones are assigned to gpus according to the scheduler
 - SCHEDULING::schedTasks
 - RUNTIME::commit-task
 - RUNTIME::get-task

INTER-ZONE PARALLELISM Phase Code Code Transformation Data Structures void MAIN-APPL () SCHEDULING::schedTasks(num-zones, CUDA::num-gpus); for time = 1, num-time-steps #pragma omp parallel for zone = 1, num-zones phase-zone(arguments[zone]...) task = RUNTIME::get-task(); while (task!=NO-TASK) { zone = task; for zone = 1, num-zones phase-zone(arguments[zone] ...); phase-zone(arguments[zone]...) RUNTIME::commit-task(task); task = RUNTIME::get-task(); verify(); CUDA::synchDevices();

Compilers For High Performance Computing

NPB-MZ Work Scheduling and Zone Placement

- Inter Zone Parallelism
 - Schedulers determine work balance at the INTER zone parallelism
 - Schedulers determine the zone placement and memory allocation for zones
 - SCHEDULING::schedTasks
 - RUNTIME::commit-task
 - RUNTIME::get-task

```
INTER-ZONE PARALLELISM
         Phase Code
                                           Code Transformation
                                                                                    Data Structures
void MAIN-APPL ()
                                    SCHEDULING::schedTasks(num-zones,
                                                            CUDA::num-gpus);
  for time = 1, num-time-steps
                                    #pragma omp parallel
   for zone = 1, num-zones
     phase-zone(arguments[zone]...)
                                      task = RUNTIME::get-task();
                                      while (task!=NO-TASK) {
                                        zone = task;
   for zone = 1, num-zones
                                        phase-zone( arguments[zone] ... );
     phase-zone(arguments[zone]...)
                                        RUNTIME::commit-task(task);
                                        task = RUNTIME::get-task();
 verify();
                                    CUDA::synchDevices();
```

NPB-MZ Work Scheduling: STATIC and DYNAMIC

- Zones are assigned to gpus according to the schedulers:
 - STATIC
 - Zones are evenly distributed across the gpus
 - DYNAMIC
 - Zones are dynamically assigned to gpus in chunks
 - Non-memorizing
 - Scheduler does not recall the zone assignment in the latest instance of the time step loop
 - Memorizing
 - Scheduler captures first assignment occurred in the first instance of the time step loop
 - Scheduler keeps constant the zone distribution
 - CHUNK = 1, 2, 4, 8 and 16


NPB-MZ Work Scheduling: GUIDED

- GUIDED: Tries to balance the work distribution given some information that describes the work unbalance
 - Starts with a STATIC distribution
 - Monitors what is the computational cost per each zone
 - Estimates what is the total amount of computation (TOTAL = add computational cost of all zones)
 - Estimates what is the work per gpus
 - WORK-GPU = TOTAL / NGPUS
 - Reassigns consecutive zones but the number of zones is different per each gpu according to the
 - Two variants
 - Guided by the sizes of zones (GUIDED-SIZES)
 - Guided by the runtime execution times of zones (GUIDED-RUNTIME)

```
INPUT: WorkDonePerGpu. WorkPerZone, IndexFirstZone, IndexLastZone
OUTPUT: IndexFirstZone, IndexLastZone
     for gpu=0, num-gpus-1
         TotalWork += WorkDonePerGpu[gpu];
     WorkPerGpu = TotalWork/num-gpus:
     for gpu =0, num-gpus-2
           Work = WorkDonePerGpu[gpu]
           First = IndexFirstZone[gpu]
           Last = IndexLastZone[qpu]
           if (Work<WorkPerGpu)
                while (Work<WorkPerGpu)
10
                      diff1 = WorkPerGpu-Work:
11
                      WorkZone = WorkPerZone[Last+1];
                      diff2 = abs(WorkPerGpu-(Work+WorkZone));
                      if (diff2<diff1)
14
                           Last++;
                            Work += WorkZone;
16
                      else break:
                      if (Last==num-zones-2) break:
18
           else if (Work>WorkPerGPU && First!=Last)
19
                while (Work>WorkPerGPU && First!=Last)
20
                      diff1 = abs(WorkPerGpu-Work);
21
                      WorkZone = WorkPerZone[Last];
                      diff2 = abs(WorkPerGpu-(Work-WorkZone));
23
                      if (diff2<diff1)
24
                            Work-=WorkTask:
25
                           Last--;
26
                      else break:
                      if (Last==0) break;
           IndexLastZone[gpu] = Last;
           IndexFirstZone[gpu+1] = Last+1;
30
           if (IndexFirstZone[qpu+1] > IndexLastZone[qpu+1])
31
```

IndexLastZone[gpu+1] = IndexFirstZone[gpu+1];

NPB-MZ Work Scheduling: GUIDED




11

NPB-MZ Sources of parallelism

Intra zone parallelism

NPB-MZ Zone Adjacency

- Zones have contact with 4 bordering zones
 - 4 x 2D surfaces
 - north
 - south
 - east
 - west
- Zones at the edges are adjacent from one edge to the other



NPB-MZ Sources of parallelism

- Communication Period
 - There is **not INTER** zone parallelism
 - Exchange boundary values is a sequential computation over zones
 - INTRA zone parallelism
 - Fine grain parallelism
 - Parallelization of one phase computation over one zone

```
for zone =1, num-zones
         east-zone = adjacency-east[zone] // east adjancent zone
         north-zone = adjacency-north[zone] // north adjacent zone
         copy-face(tmpEast, mesh[east-zone])
         copy-face(tmpNorth, mesh[north-zone])
         compute-border(mesh[zone], tmpEast, tmpNorth)
         copy-face(mesh[east-zone, tmpEast)
         copy-face(mesh[north-zone], tmpNorth)
       for zone =1, num-zones
SINGLE GPU
BOUNDARY-EXCHANGE
CODE
          east-zone = adjacency-east[zone] // east adjancent zone
          north-zone = adjacency-north[zone] // north adjacent zone
          CUDA::compute-border << grid, block, shared >>> (mesh[zone],
                                                                      mesh[east-zone],
                                                                      mesh[north-zone])
       for zone =1, num-zones
         east-zone = adjacency-east[zone] // east adjancent zone
         north-zone = adjacency-north[zone] // north adjacent zone
         east-gpu = zone-gpu-mapping[east-zone] // GPU where the east zone is placed
         north-gpu = zone-gpu-mapping[north-zone] // GPU where the north zone is placed
         zone-gpu = zone-gpu-mapping[zone] // GPU where current zone is placed
         CUDA::copy-zone(east-gpu, mesh[east-zone], zone-gpu, tmp1)
         CUDA::copy-zone(north-gpu, mesh[east-zone], zone-gpu, tmp2)
         CUDA::compute-border<<< grid, block, shared >>>(mesh[zone],
                                                         tmp1,
         CUDA::copy-zone(zone-qpu, tmp1, east-qpu, mesh[east-zone])
         CUDA::copy-zone(zone-gpu, tmp2, east-gpu, mesh[north-zone])
```

Outline


- Multi-Zone NAS Parallel Benchmarks (NPB-MZ)
- NPB-MZ Multi-Gpu Parallelization
- Performance Analysis
- Conclusions

Multi-Gpu Computing System

Architecture

- 2 x IBM Power9 8335-GTH @ 2.4GHz
 - 20 cores and 4 threads/core, total 160 threads
- 512GB of main memory (16 x 32GB DIMMS @ 2666MHz)
- 4 x GPU NVIDIA V100 (Volta) with 16GB HBM2
- Software Environment
 - Red Hat Enterprise Linux Server 7.5
 - CUDA 10.1 compiler, CUDA 418.39 driver
 - GCC 4.8.5.


- Computation Period
 - STATIC, Class B
 - Work unbalance ranges 2,40
 - STATIC, Class C
 - Work unbalance ranges 2,19
 - STATIC, Class D
 - Work unbalance ranges 3,24




17 Spring 2023 Compilers For High Performance Computing

Computation Period

- DYNAMIC
 - Chunk = 1, 2, 4, 8, 16
 - CLASS B
 - Bigger chunk, worst work balance



64 zones



Compilers For High Performance Computing Spring 2023


Computation Period

DYNAMIC


• Chunk = 1, 2, 4, 8, $16 \frac{1}{0}$

• CLASS C

Bigger chunk, worst work balance




256 zones



Spring 2023 19

Computation Period


- DYNAMIC
 - Chunk = 1, 2, 4, 8, 16
 - CLASS D
 - Bigger chunk, worst work balance



Compilers For High Performance Computing Spring 2023

- Computation Period, GUIDED-RUNTIME
 - CLASS B
 - Work unbalance ranges 1,21
 - CLASS C
 - Work unbalance ranges 1,38

- CLASS D
 - Work unbalance ranges 1,09



• DYNAMIC

 Sequential bursts of computation (computeborders) are dynamically distributed across the gpus


STATIC

 Sequential bursts of computation (computeborders) are evenly distributed across the gpus

GUIDED-RUNTIME


 Sequential bursts of computation (computeborders) are NOT evenly distributed across the gpus.


Work distribution in Computation Period determines zone placement for Communication Period!!




Results: BT-MZ, Class B, Computation vs Communication Periods

- STATIC
 - Comp Period does not scale
 - Comm Period is not drastically slowed down
- DYNAMIC
 - Comp Period scales well
 - Comm Period is drastically slowed down
- GUIDED
 - Comp Period scales well
 - Comm Period is not drastically slowed down









Spring 2023 23


Results: BT-MZ, Class C, Computation vs Communication Periods

- STATIC
 - Comp Period does not scale
 - Comm Period is not drastically slowed down
- DYNAMIC
 - Comp Period scales well
 - Comm Period is drastically slowed down
- GUIDED
 - Comp Period scales well
 - Comm Period is not drastically slowed down



Compilers For High Performance Computing








■ Compute Period ■ Communication Period

Results: BT-MZ, Class D, Computation vs Communication Periods

- STATIC
 - · Comp Period does not scale
 - Comm Period is not drastically slowed down
- DYNAMIC
 - Comp Period scales well
 - Comm Period is drastically slowed down
- GUIDED
 - Comp Period scales well
 - Comm Period is not drastically slowed down







Compilers For High Performance Computing

25

Results: BT-MZ, Overall Speedup

• STATIC


Speedup range between 1,37-2,32 with 2 and 4 GPUS


DYNAMIC

Speedup range between 1,37-2,67 with 2 and 4 GPUS

• GUIDED

Speedup range between 1,39-3,54 with 2 and 4 GPUS









Results: SP-MZ


• STATIC

- Relation between Comp./Comm.
 Periods
 - Slow down in Communication Perdiod
 - Communication Period becomes a bottleneck
- Speedup rages between 1,48-2,91











Results: LU-MZ

• STATIC

- Relation between Comp./Comm.
 Periods
 - Slow down in Communication Perdiod
 - Communication Period becomes a bottleneck
- Speedup rages between 1,64-2,61





1,98

28

Outline

- Multi-Zone NAS Parallel Benchmarks (NPB-MZ)
- NPB-MZ Multi-Gpu Parallelization
- Performance Analysis
- Conclusions

Conclusions For Multi-GPU Execution

- Work distribution schemes are essential for multi-gpu parallelization
 - They affect work unbalance
 - They determine data placement
- Communication phases are heavily affected by the data placement
 - Multiple GPUs eventually exchange data, in contrast to single GPU execution where data is stored in a single device.
 - These additional communication can slowdown the overall execution becoming a bottleneck for performance
- Tradeoff between computation and communication phases
 - Speedup in computation phases can be totally irrelevant if communication phases suffer critical performance degradation

Multi-Gpu Parallelization of Scientific Computing Applications: the Case of the NAS Multi-Zone Parallel Benchmarks

Marc Gonzalez Tallada
Associate Professor
Computer Architecture Department
Technical University of Catalonia

