GigaDevice Semiconductor Inc.

GD32F130xx Arm® Cortex®-M3 32-bit MCU

Datasheet



Table of Contents

T	able c	of Contents	1
L	ist of	Figures	3
L	ist of	Tables	4
1.	. Ge	neral description	5
2.		vice overview	
	2.1.	Device information	6
	2.2.	Block diagram	
	2.3.	Pinouts and pin assignment	
		· · · · · · · · · · · · · · · · · · ·	
	2.4.	Memory map	
	2.5.	Clock tree	13
	2.6.	Pin definitions	14
	2.6.	•	
	2.6.		
	2.6.		
	2.6.		
	2.6.	·	
	2.6.	•	
_	2.6.	·	
ა.	. Fur	nctional description	
	3.1.	Arm® Cortex®-M3 core	33
	3.2.	On-chip memory	33
	3.3.	Clock, reset and supply management	33
	3.4.	Boot modes	34
	3.5.	Power saving modes	34
	3.6.	Analog to digital converter (ADC)	35
	3.7.	DM A	
	3.8.	General-purpose inputs/outputs (GPIOs)	36
	3.9.	Timers and PWM generation	
	3.10.	Real time clock (RTC)	
		• •	
	3.11.	Inter-integrated circuit (I2C)	
	3.12.	Serial peripheral interface (SPI)	38



3	.13.	Universal synchronous asynchronous receiver transmitter (USART)	38
3	.14.	Debug mode	39
3	.15.	Package and operation temperature	39
4.	Ele	ctrical characteristics	40
4	.1.	Absolute maximum ratings	40
4	.2.	Recommended DC characteristics	40
4	.3.	Power consumption	41
4	.4.	EMC characteristics	42
4	.5.	Power supply supervisor characteristics	42
4	.6.	Electrical sensitivity	43
4	.7.	External clock characteristics	43
4	.8.	Internal clock characteristics	44
4	.9.	PLL characteristics	45
4	.10.	Memory characteristics	45
4	.11.	GPIO characteristics	45
4	.12.	ADC characteristics	46
4	.13.	SPI characteristics	46
4	.14.	I2C characteristics	47
5.	Pac	kage information	48
5	.1.	TSSOP package outline dimensions	48
5	.2.	QFN package outline dimensions	49
5	.3.	LQFP package outline dimensions	51
6.	Ord	dering information	53
7.	Rev	vision history	54



List of Figures

-
(
10
10
13
48
49
52



List of Tables

Table 2-1. GD32F130xx devices features and peripheral list	6
Table 2-2. GD32F130xx memory map	11
Table 2-3. GD32F130R8 LQFP64 pin definitions	14
Table 2-4. GD32F130Cx LQFP48 pin definitions	18
Table 2-5. GD32F130Kx LQFP32 pin definitions	21
Table 2-6. GD32F130Kx QFN32 pin definitions	23
Table 2-7. GD32F130Gx QFN28 pin definitions	26
Table 2-8. GD32F130Fx TSSOP20 pin definitions	28
Table 2-9. Port A alternate functions summary	30
Table 2-10. Port Balternate functions summary	31
Table 2-11. Port C & D & F alternate functions summary	32
Table 4-1. Absolute maximum ratings	40
Table 4-2. DC operating conditions	40
Table 4-3. Power consumption characteristics	41
Table 4-4. EMS characteristics	42
Table 4-5. EMI characteristics	42
Table 4-6. Power supply supervisor characteristics	42
Table 4-7. ESD characteristics	43
Table 4-8. Static latch-up characteristics	43
Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ce	
Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ce	
Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics	
Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics	44
Table 4-13. PLL characteristics	45
Table 4-14. Flash memory characteristics	45
Table 4-15. I/O port characteristics	45
Table 4-16. ADC characteristics	46
Table 4-17. Standard SPI characteristics	46
Table 4-18. I2C characteristics	47
Table 5-1. TSSOP20 package dimensions	48
Table 5-2. QFN package dimensions	50
Table 5-3. LQFP package dimensions	52
Table 6-1. Part ordering code for GD32F130xx devices	53
Table 7-1 Revision history	54



1. General description

The GD32F130xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance Arm® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F130xx device incorporates the Arm® Cortex®-M3 32-bit processor core operating at 48 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs and two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F130xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, powermonitorand alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F130xx devices features and peripheral list

Part Number		,	<u> </u>		XX GC	711000	rout	41000		32F130	erai ii Oxx	<u> </u>					
		F4	F6	F8	G4	G6	G8	K4	K6	K8	K4	K6	K8	C4	C6	C8	R8
Flash (KB)		16	32	64	16	32	64	16	32	64	16	32	64	16	32	64	64
5	SRAM (KB)	4	4	8	4	4	8	4	4	8	4	4	8	4	4	8	8
	General	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	timer(32-bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	General	4	4	4	4	4	5	4	4	4	4	5	5	4	4	5	5
	timer(16-bit)	(2,13,15-16)	(2,13,15-16)	(2,13,15-16)	(2,13,15-16)	(2,13,15-16)	(2,13-16)	(2,13,15-16)	(2,13,15-16)	(2,13,15-16)	(2,13,15-16)	(2,13-16)	(2,13-16)	(2,13,15-16)	(2,13,15-16)	(2,13-16)	(2,13-16)
ers	Advanced	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Timers	timer(16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	1	2	2	2	1	2	2	2
/ity	OOAITI	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0)	(0-1)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0-1)
Connectivity	I2C	1	1	2	1	1	2	1	1	1	1	2	2	1	1	2	2
uuc		(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)
ŭ	SPI	1	1	2	1	1	2	1	1	1	1	2	2	1	1	2	2
		(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)
	GPIO	15	15	15	23	23	23	27	27	27	25	25	25	39	39	39	55
	EXTI	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16
	Units	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (External)	9	9	9	10	10	10	10	10	10	10	10	10	10	10	10	16
	Channels (Internal)	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
Package		T	SSOP2	20		QFN28	3		QFN32	2	L	_QFP3	2		LQFP48	8	LQFP64



2.2. Block diagram

LDO 1.2V TPIU sw GPIO Ports A, B, C, D, F AHB2: Fmax = 48MHz POR/PDR **ICode** ARM Cortex-M3 Processor Fmax: 48MHz DCode LVD SRAM SRAM Controller PLL Fmax: 48MHz System Flash Flash Memory Controller NVIC Memory HXTAL 4-32MHz GP DMA 7chs AHB1: Fmax = 48MHz IRC8M 1 33 1 25 8MHz AHB to APB AHB to APB RST/CLK Controller IRC14M Bridge 2 Bridge 1 14MHz IRC40K 40KHz Powered by LDO (1.2V) Powered by VDD/VDDA PMU EXTI FWDGT 12-bit ADC SAR ADC WWDGT RTC USART0 SPI0 I2C1 APB1 SYSCFG USART1 TIMER0 SPI1 TIMER14 TIMER1 TIMER15 TIMER2 TIMER16 TIMER13

Figure 2-1. GD32F130xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F130Rx LQFP64 pinouts




Figure 2-3. GD32F130Cx LQFP48 pinouts






Figure 2-4. GD32F130Kx LQFP32 pinouts




Figure 2-5. GD32F130Kx QFN32 pinouts






Figure 2-6. GD32F130Gx QFN28 pinouts





Figure 2-7. GD32F130Fx TSSOP20 pinouts





2.4. Memory map

Table 2-2. GD32F130xx memory map

Pre-defined	I JUAN III	iomory map	
Regions	Bus	Address	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
	AHB1	0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
Davimh anala		0x4002 0400 - 0x4002 0FFF	Reserved
Peripherals		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 4C00 - 0x4001 FFFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
	A PP0	0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
	٨٢٠٠	0x4000 C400 - 0x4000 FFFF	Reserved
	APB1	0x4000 C000 - 0x4000 C3FF	Reserved




GD32F130xx Datasheet

Pre-defined	Dura	Adduses	Davinhavela
Regions	Bus	Address	Peripherals
		0x4000 7C00 - 0x4000 BFFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	Reserved
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6400 - 0x4000 6FFF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	l2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 4800 - 0x4000 53FF	Reserved
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	Reserved
		0x4000 3800 - 0x4000 3BFF	SP11
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	Reserved
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SDAM.		0x2000 2000 - 0x3FFF FFFF	Reserved
SRAM		0x2000 0000 - 0x2000 1FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option bytes
Code		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0801 0000 - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0800 FFFF	Main Flash memory
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory



2.5. Clock tree

Figure 2-8. GD32F130xx clock tree



Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC14M: Internal 14M RC oscillators



2.6. Pin definitions

2.6.1. GD32F130R8 LQFP64 pin definitions

Table 2-3. GD32F130R8 LQFP64 pin definitions

Pin Name	Pins	Pin	I/O Level ⁽²⁾	4 pin definitions Functions description
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	VO		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14- OSC32IN	3	VO		Default: PC14 Additional: OSC32IN
PC15- OSC32OU T	4	VO		Default: PC15 Additional: OSC32OUT
PF0- OSCIN	5	VO	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	6	VO	5VT	Default: PF1 Additional: OSCOUT
NRST	7	VO		Default: NRST
PC0	8	VO		Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10
PC1	9	VO		Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11
PC2	10	VO		Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12
РС3	11	VO		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13
V _{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP	14	VO		Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI, L2C1_SCL Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	15	VO		Default: PA1 Alternate: USART1_RTS, TIMER1_CH1, I2C1_SDA,



				GDGZI TOOXX Datasrice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT
				Additional: ADC_IN1
PA2	16	VO		Default: PA2 Alternate: USART1_TX, TIMER1_CH2, TIMER14_CH0 , Additional: ADC_IN2
PA3	17	VO		Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PF4	18	VO	5VT	Default: PF4 Alternate: SPI1_NSS, EVENTOUT
PF5	19	VO	5VT	Default: PF5 Alternate: EVENTOUT
PA4	20	VO		Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS
PA5	21	VO		Additional: ADC_IN4 Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC IN5
PA6	22	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC IN6
PA7	23	VO		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PC4	24	VO		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
PC5	25	VO		Default: PC5 Additional: ADC_IN15
PB0	26	VO		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8
PB1	27	VO		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9
PB2	28	VO	5VT	Default: PB2
PB10	29	VO	5VT	Default: PB10 Alternate: I2C1_SCL, TIMER1_CH2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB11	30	VO	5VT	Default: PB11 Alternate: l2C1_SDA, TIMER1_CH3, EVENTOUT
V _{SS}	31	Р		Default: V _{SS}
V_{DD}	32	Р		Default: V _{DD}
PB12	33	VO	5VT	Default: PB12 Alternate: SP11_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT
PB13	34	VO	5VT	Default: PB13 Alternate: SPI1_SCK, TIMER0_CH0_ON
PB14	35	VO	5VT	Default: PB14 Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0
PB15	36	VO	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PC6	37	VO	5VT	Default: PC6 Alternate: TIMER2_CH0
PC7	38	VO	5VT	Default: PC7 Alternate: TIMER2_CH1
PC8	39	VO	5VT	Default: PC8 Alternate: TIMER2_CH2
PC9	40	VO	5VT	Default: PC9 Alternate: TIMER2_CH3
PA8	41	VO	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT
PA9	42	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, 12C0_SCL
PA10	43	ľO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	44	VO	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	45	VO	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	46	VO	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO
PF6	47	VO	5VT	Default: PF6 Alternate: I2C1_SCL
PF7	48	VO	5VT	Default: PF7 Alternate: I2C1_SDA



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA14	49	VO	5VT	Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI
PA15	50	1/0	5VT	Default: PA15 Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT
PC10	51	VO	5VT	Default: PC10
PC11	52	VO	5VT	Default: PC11
PC12	53	VO	5VT	Default: PC12
PD2	54	VO	5VT	Default: PD2 Alternate: TIMER2_ETI
PB3	55	VO	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	56	VO	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	57	VO	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	58	VO	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	59	VO	5VT	Default: PB7 Alternate: l2C0_SDA, USART0_RX, TIMER16_CH0_ON
BOOT0	60	I		Default: BOOT0
PB8	61	VO	5VT	Default: PB8 Alternate: l2C0_SCL, TIMER15_CH0
PB9	62	1/0	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT
Vss	63	Р		Default: V _{SS}
V _{DD}	64	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32F130Cx LQFP48 pin definitions

Table 2-4. GD32F130Cx LQFP48 pin definitions

		IOOOX L	Q1 1 +0	pin definitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	VO		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14- OSC32IN	3	VO		Default: PC14 Additional: OSC32IN
PC15- OSC32OUT	4	VO		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	VO	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	6	VO	5VT	Default: PF1 Additional: OSCOUT
NRST	7	VO		Default: NRST
Vssa	8	Р		Default: V _{SSA}
V_{DDA}	9	Р		Default: V _{DDA}
PA0-WKUP	10	VO		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	11	VO		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	12	VO		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	13	VO		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	14	VO		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	15	VO		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5



	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
	PA6	16	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
	PA7	17	VO		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
	PB0	18	VO		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8
	PB1	19	VO		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
ľ	PB2	20	l/O	5VT	Default: PB2
	PB10	21	VO	5VT	Default: PB10 Alternate: l2C1_SCL ⁽⁵⁾ , TIMER1_CH2
	PB11	22	VO	5VT	Default: PB11 Alternate: I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, EVENTOUT
Ī	Vss	23	Р		Default: V _{SS}
Ī	V_{DD}	24	Р		Default: V _{DD}
	PB12	25	VO	01.	Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BRKIN, I2C1_SMBA ⁽⁵⁾ , EVENTOUT
	PB13	26	VO	5VT	Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON
	PB14	27	VO	5VT	Default: PB14 Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , TIMER0_CH1_ON, TIMER14_CH0
	PB15	28	VO	5VT	Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
	PA8	29	VO	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
	PA9	30	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
L	PA10	31	VO	5VT	Default: PA10



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	32	VO	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	33	VO	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	34	VO	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PF6	35	VO	5VT	Default: PF6 Alternate: l2C1_SCL ⁽⁵⁾ , l2C0_SCL ⁽⁶⁾
PF7	36	VO	5VT	Default: PF7 Alternate: l2C1_SDA ⁽⁵⁾ , l2C0_SCL ⁽⁶⁾
PA14	37	VO	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	38	VO	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	39	VO	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	40	VO	5VT	Default: PB4 Alternate: SP10_MISO, TIMER2_CH0, EVENTOUT
PB5	41	VO	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	42	VO	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	43	VO	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
BOOT0	44	I		Default: BOOT0
PB8	45	VO	5VT	Default: PB8 Alternate: l2C0_SCL, TIMER15_CH0,
PB9	46	VO	5VT	Default: PB9 Alternate: l2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT
V _{SS}	47	Р		Default: V _{SS}
V_{DD}	48	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130C4 devices only.



- (4) Functions are available on GD32F130C8/6 devices.
- (5) Functions are available on GD32F130C8 devices.
- (6) Functions are available on GD32F130C4/6 devices.

2.6.3. GD32F130Kx LQFP32 pin definitions

Table 2-5. GD32F130Kx LQFP32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD}	1	Р		Default: V _{DD}
PF0- OSCIN	2	VO	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	VO	5VT	Default: PF1 Additional: OSCOUT
NRST	4	VO		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	VO		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	VO		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, L2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	VO		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC IN2
PA3	9	VO		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	10	VO		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	VO		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	VO		Default: PA7



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,
				TIMERO_CHO_ON, TIMER16_CHO, EVENTOUT
				Additional: ADC IN7
				Default: PB0
				Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ ,
PB0	14	1/0		EVENTOUT
				Additional: ADC_IN8
				Default: PB1
				Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON,
PB1	15	1/0		SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
Vss	16	Р	5VT	Default: Vss
V _{DD}	17	Р		Default: V _{DD}
V 00	- ''	'		Default: PA8
PA8	18	VO	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
170	10		3 7 1	USART1_TX ⁽⁴⁾ , EVENTOUT
				Default: PA9
ΡΔΟ	10	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN,
1713	PA9 19 VO	371	12C0_SCL	
				Default: PA10
PA10	20	VO	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,
17.10	20		371	12C0_SDA
				Default: PA11
PA11	21	VO	5VT	Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
				Default: PA12
PA12	22	VO	5VT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
				Default: PA13
PA13	23	VO	5VT	Alternate: IFRP_OUT, SWDIO, SP1_MISO ⁽⁵⁾
				Default: PA14
PA14	24	VO	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
',,,,,				SPI1_MOSI ⁽⁵⁾
				Default: PA15
PA15	25	VO	5VT	Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
	10 20 10		TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT	
				Default: PB3
PB3	26	VO	5VT	Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
				Default: PB4
PB4	27	VO	5VT	Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
				Default: PB5
PB5	28	VO	5VT	Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN,
				TIMER2_CH1
PB6	29	VO	5VT	Default: PB6



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	30	VO	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	31	I		Default: BOOT0
Vss	32	Р		Default: Vss

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130K4 devices only.
- (4) Functions are available on GD32F130K8/6 devices.
- (5) Functions are available on GD32F130K8 devices.

2.6.4. GD32F130Kx QFN32 pin definitions

Table 2-6. GD32F130Kx QFN32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD}	1	Р		Default: V _{DD}
PF0- OSCIN	2	VO	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	VO	5\/T	Default: PF1 Additional: OSCOUT
NRST	4	I/O		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	VO		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	VO		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, l2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	VO		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	VO	_	Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER14_CH1
PA4	10	VO		Additional: ADC_IN3 Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	ľO		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	VO		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PB0	14	VO		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8
PB1	15	VO		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
PB2	16	VO	5VT	Default: PB2
V_{DD}	17	Р		Default: V _{DD}
PA8	18	ľO	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
PA9	19	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL
PA10	20	VO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA11	21	VO	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT
PA12	22	VO	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT
PA13	23	VO	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SP1_MISO ⁽⁵⁾



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA14	24	VO	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPl1_MOSI ⁽⁵⁾
PA15	25	VO	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	26	VO	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	27	VO	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	28	VO	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	29	VO	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	30	VO	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	31	I		Default: BOOT0
PB8	32	VO	5VT	Default: PB8 Alternate: l2C0_SCL, TIMER15_CH0

- (6) Type: I = input, O = output, P = power.
- (7) I/O Level: 5VT = 5 V tolerant.
- (8) Functions are available on GD32F130K4 devices only.
- (9) Functions are available on GD32F130K8/6 devices.
- (10) Functions are available on GD32F130K8 devices.



2.6.5. GD32F130Gx QFN28 pin definitions

Table 2-7. GD32F130Gx QFN28 pin definitions

		1		pin definitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
воото	1	ı		Default: BOOT0
PF0-				Default: PF0
OSCIN	2	VO	5VT	Additional: OSCIN
PF1-	•	1/0	5) /T	Default: PF1
OSCOUT	3	VO	5VT	Additional: OSCOUT
NRST	4	VO		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	VO		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	VO		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, L2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	VO		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	VO		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	10	VO		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	VO		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	VO		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7
PB0	14	VO		Default: PB0



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ ,
				EVENTOUT
				Additional: ADC_IN8
PB1	15	VO		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC IN9
V _{SS}	16	P		Default: Vss
V _{DD}	17	P		Default: VDD
V DD	.,	<u>'</u>		Default: PA8
PA8	18	VO	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT
PA9	19	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN , I2C0_SCL
PA10	20	VO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA13	21	VO	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PA14	22	VO	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	23	VO	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	24	VO	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	25	VO	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
PB5	26	VO	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	27	VO	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	28	VO	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130G4 devices only.
- (4) Functions are available on GD32F130G8/6 devices.



(5) Functions are available on GD32F130G8 devices.

2.6.6. GD32F130Fx TSSOP20 pin definitions

Table 2-8. GD32F130Fx TSSOP20 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
BOOT0	1	I		Default: BOOT0
PF0- OSCIN	2	VO	5VT	Default: PF0 Additional: OSCIN
PF1- OSCOUT	3	VO	5VT	Default: PF1 Additional: OSCOUT
NRST	4	VO		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
PA0-WKUP	6	VO		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0
PA1	7	VO		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, L2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1
PA2	8	VO		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2
PA3	9	VO		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3
PA4	10	Ю		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4
PA5	11	1/0		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5
PA6	12	VO		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6
PA7	13	VO		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMERO_CHO_ON, TIMER16_CHO, EVENTOUT
				Additional: ADC_IN7
PB1	14	VO		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9
Vss	15	Р		Default: V _{SS}
V_{DD}	16	Р		Default: V _{DD}
PA9	17	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, 12C0_SCL
PA10	18	VO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA
PA13	19	VO	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PA14	20	VO	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130F4 devices only.
- (4) Functions are available on GD32F130F8/6 devices.
- (5) Functions are available on GD32F130F8 devices.



2.6.7. GD32F130xx pin alternate functions

Table 2-9. Port A alternate functions summary

Pin							
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
		USART0_CTS ⁽					
PA0		1)	TIMER1_CH0				
		USART1_CTS ⁽	TIMER1_ETI		I2C1_SCL ⁽³⁾		
		2)	<u></u>				
	EVENTOUT	USART0_RTS(
DA 4		1)	TIMER1_CH1		I2C1_SDA ⁽³⁾		
PA1		USART1_RTS(
		2)					
PA2	TIMER14_C	USART0_TX ⁽¹⁾	TIMER1_CH2				
172	H0	USART1_TX ⁽²⁾	TIIVILITI_OTIZ				
PA3	TIMER14_C	USART0_RX ⁽¹⁾	TIMER1_CH3				
17.0	H1	USART1_RX ⁽²⁾					
PA4	SPI0_NSS	USARTO_CK(1)			TIMER13_C		SPI1_NSS(
174		USART1_CK ⁽²⁾			НО		3)
PA5	SPI0_SCK		TIMER1_CH0				
FAS			TIMER1_ETI				
PA6	SPI0_MISO	TIMER2_CH0	TIMER0_BRK			TIMER15_C	EVENTOU
170			IN			H0	Т
PA7	SPI0_MOSI	TIMER2_CH1	TIMER0_CH0		TIMER13_C	TIMER16_C	EVENTOU
PAT			_ON		НО	НО	Т
PA8	CK_OUT	USARTO_CK	TIMER0_CH0	EVENT	USART1_T		
1710				OUT	X ⁽²⁾		
PA9	TIMER14_B	USART0_TX	TIMER0_CH1		12C0_SCL		
173	RKIN	00/1/10_1/	TIIVIENU_UHI				
DA 10	TIMER16_B	NER16_B USARTO_RX TIMERO_CH2	TIMEDO CHO		I2C0_SDA		
PA10	RKIN		HIVIERU_CHZ				
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3				
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI				
PA13	SWDIO						SPI1_MIS
17110							O ⁽³⁾
PA14	SWCLK	USART0_TX ⁽¹⁾					SPI1_MOS
		USART1_TX ⁽²⁾					(3)
PA15	SPI0_NSS	USART0_RX ⁽¹⁾	TIMER1_CH0	EVENT			SPI1_NSS(
FAID		USART1_RX ⁽²⁾	TIMER1_ETI	OUT			3)

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-10. Port B alternate functions summary

Table 2-10. Port B alternate functions summary								
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	
PB0	EVENTOU	TIMER2_CH	TIMER0_CH1_		110 A DT4 D14(2)			
	Т	2	ON		USART1_RX ⁽²⁾			
PB1	TIMER13_	TIMER2_CH	TIMER0_CH2_				SPI1_SCK	
	CH0	3	ON				(3)	
PB2								
PB3	SPI0_SCK	EVETOUT	TIMER1_CH1					
PB4	SPI0_MIS	TIMER2_CH 0	EVENTOUT					
DDE	SPI0_MO	TIMER2_CH	TIMER15_BRKI	IOOO OMDA				
PB5	SI	1	N	I2C0_SMBA				
PB6	USART0_	1000 001	TIMER15_CH0_					
PDO	TX	I2C0_SCL	ON					
PB7	USART0_	12C0_SDA	TIMER16_CH0_					
FB/	RX	12CU_SDA	ON					
PB8		I2C0_SCL	TIMER15_CH0					
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH0	EVENTOUT				
PB10		I2C1_SCL ⁽³⁾	TIMER1_CH2					
PB11	EVENTOU T	I2C1_SDA ⁽³⁾	TIMER1_CH3					
PB12	SPI0_NSS (1) SPI1_NSS (3)	EVENTOUT	TIMERO_BRKIN		I2C1_SMBA ⁽³⁾			
PB13	SPI0_SCK (1) SPI1_SCK (3)		TIMER0_CH0_ ON					
PB14	$\begin{array}{c} \text{SPI0_MIS} \\ \text{O}^{(1)} \\ \text{SPI1_MIS} \\ \text{O}^{(3)} \end{array}$	TIMER14_C H0	TIMER0_CH1_ ON					
PB15	SPI0_MO SI ⁽¹⁾ SPI1_MO SI ⁽³⁾	TIMER14_C H1	TIMER0_CH2_ ON	TIMER14_C H0_ON				

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-11. Port C & D & F alternate functions summary

Pin Nam e	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC6	TIMER2_CH0						
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PD2	TIMER2_ETI						
PF4	SPI1_NSS,EV ENTOUT						
PF5	EVENTOUT						
PF6	I2C0_SCL ⁽¹⁾						
	12C1_SCL ⁽²⁾						
PF7	I2C0_SDA ⁽¹⁾ I2C1_SDA ⁽²⁾						

- (1) Functions are available on GD32F130x4/6 devices.
- (2) Functions are available on GD32F130x8 devices only.



3. Functional description

3.1. Arm® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of Arm® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit Arm[®] Cortex[®]-M3 processor core
- Up to 48 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the Armv7 architecture and supports both Thumband Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The Arm® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W)at CPU clock speed with zero wait states. The *Table 2-2. GD32F130xx memory map* shows the memory map of the GD32F130xx series of devices, including code, SRAM, peripheral, and other predefined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator



- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed andlowspeed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 48 MHz. See <u>Figure</u> 2-8. <u>GD32F130xx clock tree</u> for details on the clock tree.

GD32F1x0 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15).

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance



between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the RTC tamper and timestamp, the USARTO wakeup and the CEC wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 1 MSPS.
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V).
- Temperature sensor.

One 12-bit 1 MSPS multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA} . An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general timers (TIMERx, x=1,2,14) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs



The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F130xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (pushpull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.9. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1) and five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, generation of PWM waveform (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other



general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F130xx have two watchdog peripherals, free watchdog timer and windowwatchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous



prescaler and the other is a 15-bit synchronous prescaler.

3.11. Inter-integrated circuit (I2C)

- Up to two I2Cs bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.12. Serial peripheral interface (SPI)

- Up to two SPIs interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous



transfer. It is also commonly used for RS-232 standard communication. The USARTincludes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.14. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.15. Package and operation temperature

- LQFP64 (GD32F130Rx), LQFP48 (GD32F130Cx), LQFP32 (GD32F130Kx), QFN32 (GD32F130Kx), QFN28 (GD32F130Gx) and TSSOP20 (GD32F130Fx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin	V _{SS} - 0.3	V _{DD} + 4.0	V
VIN	Input voltage on other I/O	V _{SS} - 0.3	4.0	V
lio	Maximum current for GPIO pins	_	25	mA
T _A	Operating temperature range	-40	+85	င့
T _{STG}	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage		2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V_{BAT}	Battery supply voltage	_	1.8	_	3.6	V



4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} =V _{BAT} =3.3V, HXTAL=8MHz, System		17.26		mA
		clock=48 MHz, All peripherals enabled		17.20		
		$\label{eq:def_def} V_{DD}\!\!=\!\!V_{BAT}\!\!=\!\!3.3V, HXTAL\!\!=\!\!8M\!H\!z,\;\;System\;clock$	_	12.23	_	mΑ
	Supply current	=48 MHz, All peripherals disabled		12.20		
	(Run mode)	$\label{eq:def_DD} V_{DD}\!\!=\!\!V_{BAT}\!\!=\!\!3.3V, HXTAL\!\!=\!\!8M\!H\!z,\;\; System\; clock$		9.26	_	mA
		=24 MHz, All peripherals enabled		0.20		
		V_{DD} = V_{BAT} =3.3 V , HXTAL=8 M Hz, System Clock	_	6.75	_	mA
		=24 MHz, All peripherals disabled		0.70		
		$V_{DD} = V_{BAT} = 3.3V$, HXTAL=8MHz, CPU clock off,				
		System clock =48 MHz, All peripherals	_	9.76	_	mΑ
	Supply current	enabled				
l _{DD} +l _{DDA}	(Sleep mode)	$V_{DD} = V_{BAT} = 3.3V$, HXTAL=8MHz, CPU clock off,				
-00 · 00A		System clock =48 MHz, All peripherals	_	3.89	_	mA
		disabled				
	Supply current	V_{DD} = V_{BAT} =3.3 V , Regulator in run mode,	_	0.172	1.1	mΑ
	(Deep-Sleep	IRC40K on, RTC on, All GPIOs analog mode		0		
	mode)	V_{DD} = V_{BAT} =3.3 V , Regulator in low power mode,	_	0.16	_	mA
	mede)	IRC40K on, RTC on, All GPIOs analog mode				
		V _{DD} =V _{BAT} =3.3V, LXTAL off, IRC40K on, RTC	_	7.38	_	μΑ
	Supply current	on				
	(Standby	V_{DD} = V_{BAT} =3.3 V , LXTAL off, IRC40 K on, RTC	_	6.94	_	μΑ
	mode)	off		0.0.		, mar
	mode)	V _{DD} =V _{BAT} =3.3V, LXTAL off, IRC40K off, RTC	_	5.74	_	μΑ
		off		· · ·		P .
		V_{DD} not available, $V_{BAT}\!\!=\!\!3.6V,LXTAL$ on w ith	_	3.08	_	μΑ
		external crystal, RTC on, Higher driving				P
		V_{DD} not available, $V_{BAT}\!\!=\!\!3.3$ V, LXTAL on with	_	2.78	_	μΑ
		external crystal, RTC on, Higher driving				•
		V_{DD} not available, V_{BAT} =2.6 V, LXTAL on with	_	2.12	_	μΑ
Іват	Battery supply	external crystal, RTC on, Higher driving				•
	current	V_{DD} not available, V_{BAT} =3.6 V, LXTAL on with	_	1.37	_	μΑ
		external crystal, RTC on, Lower driving				
		V_{DD} not available, V_{BAT} =3.3 V, LXTAL on with	_	1.25	_	μΑ
		external crystal, RTC on, Lower driving				
		V_{DD} not available, $V_{\text{BAT}}\!\!=\!\!2.6\text{V},\text{LXTAL}$ on with	_	1.05	_	μΑ
		external crystal, RTC on, Lower driving				F** :



4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C}$ conforms to IEC 61000-4-2	3B
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C}$ conforms to IEC 61000-4-4	4A

EMI (Electromagnetic Interference) emission testing result is given in the <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol	Parameter	Conditions			ditions	Unit
		frequency band	24M	48M		
		$V_{DD} = 3.3 \text{ V},$	0.1 to 2 MHz	<0	<0	
		$T_A = +25 ^{\circ}C,$	2 to 30 MHz	-3.9	-2.8	
S _{EMI}	Peak level	compliant with IEC	30 to 130 MHz	-7.2	-8	dΒμV
		61967-2	130 MHz to 1GHz	-7	-7	

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Pow er on reset threshold	. PDR_S=0	2.32	2.40	2.48	V
V _{PDR}	Pow er down reset threshold		2.27	2.35	2.43	V
V _{HYST}	PDR hysteresis		_	0.05		V
T _{RSTTEMP}	Reset temporization		_	2		ms
V _{POR}	Power on reset threshold		2.32	2.40	2.48	V
V _{PDR}	Pow er down reset threshold	DDD C_1	1.72	1.80	1.88	V
V _{HYST}	PDR hysteresis	PDR_S=1	_	0.6		V
T _{RSTTEMP}	Reset temporization		_	2	_	ms



4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge	T _A =25 °C; JESD22-			5000	W
V _{ESD(HBM)}	voltage (human body model)	A114			3000	V
M	Electrostatic discharge	T _A =25 °C;			F00	V
VESD(CDM)	voltage (charge device model)	JESD22-C101			500	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	l-test	T 05 %C 150D70			±100	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_	_	5.4	V

4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	High Speed crystal oscillator	Vnn=3.3V	4	8	32	MHz
f _{HXTAL}	(HXTAL) frequency	v DD=3.3 v	4	0	32	IVIITZ
C _{HXTAL}	Recommended load capacitance on			20	30	۲.
	OSCIN and OSCOUT			20	30	pF
	Recommended external feedback					
R _{FHXTAL}	resistor between XTALIN and	_	_	200	_	ΚΩ
	XTALOUT					
D _{HXTAL}	HXTAL oscillator duty cycle	_	48	50	52	%
IDDHXTAL	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C	_	1.4	_	μΑ
tsuhxtal	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C		2	_	ms



Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL}	Low Speed crystal oscillator	V V 2 2 V		32.768	1000	KHz
	(LXTAL) frequency	$V_{DD}=V_{BAT}=3.3V$		32.700	1000	NΠZ
C _{LXTAL}	Recommended load					
	capacitance on OSC32IN and	_	_	_	15	pF
	OSC32OUT					
D _{LXTAL}	LXTAL oscillator duty cycle	_	48	50	52	%
	LXTAL oscillator operating	V V 22V		4.4		
IDDLXTAL	current	V _{DD} =V _{BAT} =3.3V		1.4	_	μΑ
t SULXTAL	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V	_	3	_	S

4.8. Internal clock characteristics

Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	Internal 8 MHz RC oscillator (IRC8M) frequency	V _{DD} =3.3V	l	8		MHz
	IDCOM agaillatar Fraguenay	V _{DD} =3.3V, T _A =-40°C ~+105°C	-2.5	_	+1.5	%
ACC _{IRC8M}	IRC8M oscillator Frequency	V_{DD} =3.3V, T_A =0°C ~ +85°C	-1.2	_	+1.2	%
	accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-1	_	+1	%
D _{IRC8M}	IRC8M oscillator duty cycle	V_{DD} =3.3 V , f_{IRC8M} =8 MHz	48	50	52	%
IDDIRC8M	IRC8M oscillator operating current	V _{DD} =3.3V, f _{IRC8M} =8MHz	ı	80	100	μА
t _{SUIRC8M}	IRC8M oscillator startup time	V _{DD} =3.3V, f _{IRC8M} =8MHz	1	_	2	us

Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fIRC40K	Internal 40KHz RC oscillator	$V_{DD}=V_{BAT}=3.3V$,	30	40	60	KHz
	(IRC40K) frequency	$T_A=-40^{\circ}C \sim +85^{\circ}C$	30	40	00	IXI IZ
	IRC40K oscillator operating	V _{DD} =V _{BAT} =3.3V, T _A =25°C		4	2	
IDDIRC40K	current	V DD=V BAT=3.3V, TA=25 C		ı	2	μΑ
tsuirc40K	IRC40K oscillator startup	V _{DD} =V _{BAT} =3.3V, T _A =25°C			80	110
	time	V DD=V BAT=3.3V, TA=23 C			00	μs



4.9. PLL characteristics

Table 4-13. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency		1	8	25	MHz
f _{PLL}	PLL output clock frequency		16	_	48	MHz
tLOCK	PLL lock time		_		200	μs
Jitter _{PLL}	Cycle to cycle Jitter				300	ps

4.10. Memory characteristics

Table 4-14. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles before failure (Endurance)	T _A =-40°C ~ +85°C	100	ı	ı	kcycles
t _{RET}	Data retention time	T _A =125°C	20	_	_	years
t _{PROG}	Word programming time	T _A =-40°C ~ +85°C	200	_	400	us
t _{ERASE}	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
t _{MERASE}	Mass erase time	T _A =-40°C ~ +85°C	3.2	_	9.6	S

4.11. **GPIO** characteristics

Table 4-15. I/O port characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
.,	Standard IO Low level input voltage	V _{DD} =2.6V		_	0.95	٧
V _{IL}	5V-tolerant IO Low level input voltage	V _{DD} =2.6V	-0.3	_	0.9	V
V	Standard IO High level input voltage	V _{DD} =2.6V	1.2	_	4.0	٧
V _{IH}	5V-tolerant IO High level input voltage	V _{DD} =2.6V	1.5		5.5	V
V _{OL}	Low level output voltage	V _{DD} =2.6V	_	_	0.2	V
V _{OH}	High level output voltage	V _{DD} =2.6V	2.3	_	_	V
R _{PU}	Internal pull-up resistor	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Internal pull-down resistor	V _{IN} =V _{DD}	30	40	50	kΩ



4.12. ADC characteristics

Table 4-16. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
V _{IN}	ADC input voltage range		0	_	V_{DDA}	V
f _{ADC}	ADC clock		0.6	_	14	MHz
fs	Sampling rate		_	_	1	MHz
f _{ADCCONV}	ADC conversion time	f _{ADC} =14MHz	1	_	18	μs
Radc	Input sampling switch resistance			_	0.2	kΩ
C _{ADC}	Input sampling capacitance	No pin/pad capacitance included	_	32		pF
tsu	Startup time		_	_	1	μs

4.13. SPI characteristics

Table 4-17. Standard SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency		_	_	18	MHz
tsck(H)	SCK clock high time		19	_	_	ns
tsck(L)	SCK clock low time		19	_	_	ns
		SPI master mode				
t _{V(MO)}	Data output valid time		_	_	25	ns
t _{H(MO)}	Data output hold time		2	_	_	ns
t _{SU(MI)}	Data input setup time		5	_	_	ns
t _{H(MI)}	Data input hold time		5	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	f _{PCLK} =54MHz	37	_	_	ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0	_	55	ns
t _{DIS(SO)}	Data output disable time		3	_	10	ns
t _{V(SO)}	Data output valid time		_	_	25	ns
t _{H(SO)}	Data output hold time		15		_	ns
t _{SU(SI)}	Data input setup time		5	_	_	ns
t _{H(SI)}	Data input hold time		4	_	_	ns



4.14. I2C characteristics

Table 4-18. I2C characteristics

Symbol	Parameter Conditions		Standard	d mode	Fast n	Unit	
Syllibol	raiailletei	Conditions	Min	Max	Min	Max	Offic
f _{SCL}	SCL clock frequency		0	100	0	400	KHz
t _{SCL(H)}	SCL clock high time		4.0	_	0.6	_	ns
t _{SCL(L)}	SCL clock low time		4.7	_	1.3	_	ns



5. Package information

5.1. TSSOP package outline dimensions

Figure 5-1. TSSOP package outline




Table 5-1. TSSOP20 package dimensions

rubic o 1. 10001 20 publicage difficiliabilia									
Comple al	Dimensions (mm)			Symbol	Dimensions (mm)				
Symbol	Min	Тур	Max	Symbol	Min	Тур	Max		
А	-	-	1.2	c1	0.09	-	0.16		
A1	0.05	-	1.15	D	6.4	6.5	6.6		
A2	0.80	1.00	1.05	E1	4.3	4.4	4.5		
b	0.19	-	0.30	E		6.40			
B1	0.19	0.22	0.25	е	0.65				
С	0.09	-	0.20	L	0.45	0.6	0.75		



5.2. QFN package outline dimensions

Figure 5-2. QFN package outline






Table 5-2. QFN package dimensions

	-	QFN28		QFN32				
Sym bol	Min	Тур	Max	Min	Тур	Max		
А	0.8	0.85	0.9	0.8	0.85	0.9		
A1	0	0.035	0.05	0	0.035	0.05		
A2	-	0.65	0.67	-	0.65	0.67		
А3	-	0.203	-	-	0.203	-		
D	-	4.0	-	-	5.0	-		
Е	-	4.0	-	•	5.0	-		
D1	2.7	2.8	2.9	3.4	3.5	3.6		
E1	2.7	2.8	2.9	3.4	3.5	3.6		
L	0.25	0.35	0.45	0.3	0.4	0.5		
е		0.4			0.5			
b	0.15	0.2	0.25	0.2	0.25	0.3		

(Original dimensions are in millimeters)



5.3. LQFP package outline dimensions

Figure 5-3. LQFP package outline






Table 5-3. LQFP package dimensions

		LQFP32	232 LQFP48 LQFP64						
Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
А	-	-	1.60	-	-	1.50	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	0.95	1.00	1.35	1.35	1.40	1.45
D	8.80	9.00	9.20	-	9.00	1	•	12.00	-
D1	6.90	7.00	7.10	-	7.00	-	-	10.00	-
E	8.80	9.00	9.20	-	9.00	1	•	12.00	-
E1	6.90	7.00	7.10	-	7.00	ı	-	10.00	ı
R1	0.08	-	-	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°	11°	12°	13°
С	0.13	-	0.17	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-	0.20	-	-
b	0.33	-	0.41	0.17	0.22	0.27	0.17	0.20	0.27
е	-	0.80	-	-	0.50	-	-	0.50	-
D2	-	5.50	-	-	5.50	-	-	7.50	-
E2	-	5.50	-	-	5.50	-	-	7.50	-
aaa		0.20			0.20		0.20		
bbb		0.20			0.20		0.20		
ccc		0.08			0.08			0.08	

(Original dimensions are in millimeters)



6. Ordering information

Table 6-1. Part ordering code for GD32F130xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F130F4P6	16	TSSOP20	Green	Industrial -40°C to +85°C
GD32F130F6P6	32	TSSOP20	Green	Industrial -40°C to +85°C
GD32F130F8P6	64	TSSOP20	Green	Industrial -40°C to +85°C
GD32F130G4U6	16	QFN28	Green	Industrial -40°C to +85°C
GD32F130G6U6	32	QFN28	Green	Industrial -40°C to +85°C
GD32F130G8U6	64	QFN28	Green	Industrial -40°C to +85°C
GD32F130K4U6	16	QFN32	Green	Industrial -40°C to +85°C
GD32F130K6U6	32	QFN32	Green	Industrial -40°C to +85°C
GD32F130K8U6	64	QFN32	Green	Industrial -40°C to +85°C
GD32F130K4T6	16	LQFP32	Green	Industrial -40°C to +85°C
GD32F130K6T6	32	LQFP32	Green	Industrial -40°C to +85°C
GD32F130K8T6	64	LQFP32	Green	Industrial -40°C to +85°C
GD32F130C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F130C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F130C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F130R8T6	64	LQFP64	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	1. Initial Release.	Mar.8, 2014
1.1	Characteristics values updated in <u>Table 4-3. Power</u> <u>consumption characteristics</u> .	Oct.20, 2014
2.0	 Characteristics of QFN32 package added in <u>Table 2-3</u>. <u>GD32F130R8 LQFP64 pin definitions</u> and <u>Table 5-2</u>. <u>QFN package dimensions</u>. 	Jan 15, 2015
2.1	Characteristics of TSSOP20 package added in <u>Table 2-1.</u> <u>GD32F130xx devices features and peripheral list</u> .	Apr 24, 2016
3.0	Adapt To New Name Convention.	Jan.24, 2018
3.1	Add LQFP32 Package.	Apr.24, 2018
3.2	Modify 72MHz system frequency to 42MHz	Jul.25, 2019
3.3	Modify formats and descriptions	Nov.21, 2019
3.4	 Update <u>Table 2-1. GD32F130xx devices features and peripheral list</u> and <u>Figure 2-4. GD32F130Kx LQFP32 pinouts</u>. Update <u>Table 4-3. Power consumption characteristics</u>. 	Jun.16.2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, expressor implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume anyliability arising out of the application or use of any Product described in this document. Any information provided in this documentisprovided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has be en expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use ascomponents in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and cust omes shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability airsing from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injuryor death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved