LAB2 - 4 to 16 Decoder


Group A:

- Jihun Choi(Bronco ID#: 011841206)
- Jacky Li(Bronco ID#:014181245)

Prof.Aly

ECE3300L.02 - Summer 2022

This lab2 is about designing a 4 to 16 decoder by using vivado software and test the results with FPGA. Input 'in' is 4 bits, Input 'enable' which is an enable line is just 1 bit, and Output 'out' is 16 bits. The function of 4 to 16 decoder is pretty simple. When the enable line equals '0', the decoder is off. Even if we feed any 4 bits input, output will be simply zero(16b'000000000000000). And when the enable line equals '1', the decoder is on.



Since it is on,

if we feed input 'in' as 0000, output 'out' equals '16b'00000000000001'.

if we feed input 'in' as 0001, output 'out' equals '16b'000000000000010'.

if we feed input 'in' as 0010, output 'out' equals '16b'0000000000000100'.

.

(continued)

if we feed input 'in' as 1110, output 'out' equals '16b'010000000000000'.

if we feed input 'in' as 1111, output 'out' equals '16b'1000000000000000'.

To make input 'in" 4 bits, '[3:0]' was used. Same logic for output 'out', [15:0] was used for 16 bits. Once ports are set correctly, always block was used to implement if else statement.

```
回
 module decoder4to16(
                        input wire [3:0] in,
                        input wire enable,
                        output reg [15:0] out
                     );
        always@(in,enable)
        begin
             if(enable==1'b0)
                 else if(enable==1'b1)
                 if(in == 4'b0000)
                      out =16'b0000000000000001;
                 else if(in == 4'b0001)
                      out =16'b0000000000000010;
                 else if(in == 4'b0010)
                      out =16'b0000000000000100;
                 else if(in == 4'b0011)
                     out =16'b000000000001000;
                 else if(in == 4'b0100)
                      out =16'b00000000010000;
                 else if(in == 4'b0101)
                     out =16'b000000000100000;
```

2

end

endmodule

```
else if(in == 4'b0101)
     out = 16'b000000000100000;
else if(in == 4'b0110)
     out =16' b000000001000000;
else if(in == 4'b0111)
     out =16' b0000000010000000;
else if(in == 4'b1000)
     out =16'b0000000100000000;
else if(in == 4'b1001)
     out = 16' b0000001000000000;
else if(in == 4'b1010)
     out =16' b0000010000000000;
else if(in == 4'b_{1011})
     out =16'b0000100000000000;
else if(in == 4'b1100)
     out =16'b000100000000000;
else if(in == 4'b1101)
     out =16' b0010000000000000;
else if(in == 4'b1110)
     out =16'b01000000000000;
else if(in == 4'b1111)
     out =16'b1000000000000000;
```

After setting up the source file, test bench was created to test, if 4 to 16 decoder designed functions as it intended. First it tests to see if the decoder is off when enable equals line 0. After that it starts testing each case when the enable line equals 1.

enable_tb =1'b0;

in_tb =4'b1101;

```
#10

enable_tb =1'b0;
in_tb =4'b1100;

#10

enable_tb =1'b0;
in_tb =4'b0001;

#10

enable_tb =1'b1;
in_tb =4'b0000;

#10

enable_tb =1'b1;
in_tb =4'b00001;

#10

enable_tb =1'b1;
in_tb =4'b0001;
```

```
#10

enable_tb =1'b1;
in_tb =4'b0011;

#10

enable_tb =1'b1;
in_tb =4'b0100;

#10

enable_tb =1'b1;
in_tb =4'b0101;

#10

enable_tb =1'b1;
in_tb =4'b0110;

#10

enable_tb =1'b1;
in_tb =4'b0111;
```

```
#10
(A)
                   enable_tb =1'b1:
                   in_tb =4'b1000;
                   #10
                   enable_tb =1'b1:
                   in_tb =4'b1001;
                   #10
                   enable_tb =1'b1;
                   in_tb =4'b1010;
                   #10
                   enable_tb =1'b1;
                   in_tb =4'b1011;
                   #10
                   enable_tb =1'b1;
                   in_tb =4'b1100;
```

```
in_tb = 4'b1100;

#10

enable_tb = 1'b1;
in_tb = 4'b1101;

#10

enable_tb = 1'b1;
in_tb = 4'b1110;

#10

enable_tb = 1'b1;
in_tb = 4'b1111;


#10

$finish;

end
```

And simulation was performed,

endmodule



Looking at the result we can see when the enable line is 0, output is simply 0.

And when the enable line is 1, each input matches with the correct output.

(In case, the simulation result is not readable. use the link below)

Simulation Link:

https://github.com/california-polytechnic-university/ECE3300L_Summer_2022_Group A/blob/main/ECE3300 LAB2/lab2 simulation result.PNG

After checking simulation results, 4 to 16 decoder is functioning correctly. xdc file was modified to properly work and the result was tested on FPGA.

```
##Switches
set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LYCMOS33 } [get_ports { in[1] }]; #IO_L3N_TO_DOS_EMCCLK_14 Sch=sw[1]
set_property -dict { PACKAGE_PIN M13 | IOSTANDARD LVCMOS33 } [get_ports { in[2] }]; #10_L6N_T0_D08_VREF_14 Sch=sw[2]
 \textbf{set\_property -dict \{ PACKAGE\_PIN R15 \quad IOSTANDARD \ LVCMOS33 \} [ \textbf{get\_ports \{ in[3] \}}]; \ \#l0\_L13N\_T2\_MRCC\_14 \ Sch=sw[3] } 
#set_property -dict { PACKAGE_PIN T18 | IOSTANDARD LVCMOS33 } [get_ports { SW[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
## LEDs
set_property -dict { PACKAGE_PIN H17
                           IOSTANDARD LYCMOS33 } [get_ports { out[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15
                           set_property -dict { PACKAGE_PIN J13 | IOSTANDARD LVCMOS33 } [get_ports { out[2] }]: #10_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN R18
                            IOSTANDARD LVCMOS33 } [get_ports { out[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
                           IOSTANDARD LYCMOS33 } [get_ports { out[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
set_property -dict { PACKAGE_PIN V17
set_property -dict { PACKAGE_PIN UI7 | IOSTANDARD LYCMOS33 } [get_ports { out[6] }]; #10_L17P_T2_A14_D30_14 Sch=led[6]
set_property -dict { PACKAGE_PIN V16
                            IOSTANDARD LYCMOS33 } [get_ports { out[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
set_property -dict { PACKAGE_PIN I15
                           IOSTANDARD LYCMOS33 } [get_ports { out[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
set_property -dict { PACKAGE_PIN T16
set_property -dict { PACKAGE_PIN V15
                            IOSTANDARD LYCMOS33 } [get_ports { out[12] }]: #IO_L16P_T2_CSI_B_14 Sch=led[12]
set_property -dict { PACKAGE_PIN V14 | IOSTANDARD LYCMOS33 } [get_ports { out[13] }]; #10_L22N_T3_A04_D20_14 Sch=led[13]
set_property -dict { PACKAGE_PIN V12 | IOSTANDARD LVCMOS33 } [get_ports { out[14] }]; #10_L20N_T3_A07_D23_14 Sch=led[14]
set_property -dict { PACKAGE_PIN V11 | IOSTANDARD LVCMOS33 } [get_ports { out[15] }]; #10_L21N_T3_DOS_A06_D22_14 Sch=1ed[15]
```

Video link:

https://youtu.be/wUiby-y5p4M

or

https://drive.google.com/file/d/16Se2DlpeUQATIBwV22T7ARjVBSh67f6d/view?usp=sharing

