

GNU Make

Complete Guide to Makefiles and Build Automation

Build Automation Tool

From Basic Compilation to Complex Build Systems



Type: Build automation tool



Configuration: Makefile



Interface: Command line



Invented: 1976 by Stuart Feldman



Variant: GNU Make (most common)

Standard: POSIX make

Version 4.3 | December 24, 2025

[make](#) | [Makefile](#) | [Rules](#) | [Variables](#) | [Automation](#)

Contents

1 What is Make?

1.1 Definition

i Make - The Build Automation Tool

Make is a build automation tool that automatically builds executable programs and libraries from source code by reading files called **Makefiles** which specify how to derive the target program.

1.2 Key Characteristics

- **Dependency-based:** Builds targets based on their dependencies
- **Incremental:** Only rebuilds what's necessary
- **Declarative:** You specify *what* to build, not *how*
- **Platform-independent:** Works on Unix, Linux, macOS, Windows (with ports)
- **Language-agnostic:** Can build C, C++, Java, Python, LaTeX, etc.

1.3 History and Variants

Variant	Description
GNU Make	Most popular, extended features, Linux standard
BSD Make	Used on BSD systems (FreeBSD, OpenBSD)
Microsoft NMake	Microsoft's version for Windows
Sun Make	Original Unix make from Sun Microsystems
CMake	Meta-build system that generates Makefiles

Table 1: Make Variants

2 Why Do We Need Make?

2.1 Problems Without Make

```

1 # Compiling a simple C program manually
2 gcc -c main.c -o main.o
3 gcc -c utils.c -o utils.o
4 gcc -c math.c -o math.o
5 gcc main.o utils.o math.o -o program
6
7 # After changing utils.c:
8 gcc -c utils.c -o utils.o      # Have to remember which file changed

```

```

9 gcc main.o utils.o math.o -o program # Have to remember to relink
10
11 # After adding new file network.c:
12 gcc -c main.c -o main.o
13 gcc -c utils.c -o utils.o
14 gcc -c math.c -o math.o
15 gcc -c network.c -o network.o # Forgot this step initially!
16 gcc main.o utils.o math.o network.o -o program

```

Listing 1: Manual Compilation - The Hard Way

2.2 Benefits of Using Make

- **Automation:** No manual compilation commands
- **Incremental builds:** Faster compilation
- **Parallel builds:** Build multiple files simultaneously
- **Dependency tracking:** Knows what needs rebuilding
- **Consistency:** Same build process every time
- **Portability:** Works across different systems
- **Complex builds:** Handle complex dependencies
- **Clean builds:** Easy cleanup of generated files
- **Installation:** Standard install/uninstall targets
- **Documentation:** Makefile documents build process

2.3 Real-World Example: Without vs With Make

```

1 # WITHOUT MAKE (shell script build.sh)
2 #!/bin/bash
3 echo "Compiling source files..."
4 gcc -c main.c -o main.o -I./include -Wall
5 gcc -c utils.c -o utils.o -I./include -Wall
6 gcc -c network.c -o network.o -I./include -Wall
7 gcc -c gui.c -o gui.o -I./include -Wall
8 gcc main.o utils.o network.o gui.o -o myapp -lm -lpthread
9
10 echo "Cleaning..."
11 rm -f *.o myapp
12
13 # WITH MAKE (Makefile)
14 CC = gcc
15 CFLAGS = -I./include -Wall
16 LDFLAGS = -lm -lpthread
17 OBJS = main.o utils.o network.o gui.o
18
19 myapp: $(OBJS)
20     $(CC) -o $@ $^ $(LDFLAGS)
21
22 %.o: %.c
23     $(CC) $(CFLAGS) -c $< -o $@
24

```

```
25 clean:
26     rm -f $(OBJS) myapp
```

Listing 2: Manual Build Script vs Makefile

3 Is It Mandatory to be Called Makefile?

3.1 Default Names

i Default Makefile Names

Make looks for build configuration files in this order:

1. GNUmakefile (GNU Make specific)
2. makefile (lowercase)
3. Makefile (uppercase M, most common)

3.2 Specifying Different Names

```
1 # Using a non-standard Makefile name
2 make -f build.mk
3 make --file=build.mk
4 make --makefile=build.mk
5
6 # Using multiple Makefiles
7 make -f Makefile.linux
8 make -f Makefile.windows
9 make -f Makefile.debug
10 make -f Makefile.release
11
12 # In a Makefile, include others
13 include config.mk
14 include rules.mk
15 include platforms/linux.mk
```

Listing 3: Using Different Makefile Names

3.3 Why "Makefile" is Standard

- **Convention:** Established practice since 1970s
- **Visibility:** Easy to spot in directory listings
- **Case-sensitive:** Works on all filesystems
- **Tool integration:** IDEs and editors recognize it
- **Documentation:** Clear it's a build configuration

4 Basic Syntax

4.1 Makefile Structure

```
1 # Comments start with '#'
2 # Variables
3 CC = gcc
4 CFLAGS = -Wall -O2
5
6 # Rules
7 target: dependencies
8     command1
9     command2
10    command3
11
12 # Another rule
13 another_target: another_dependencies
14     command
15
16 # Phony targets (not files)
17 .PHONY: clean install
```

Listing 4: Basic Makefile Structure

5 Setting Rules

5.1 Basic Rule Syntax

```
1 # Simple rule
2 target: prerequisite1 prerequisite2 prerequisite3
3     recipe line 1
4     recipe line 2
5     recipe line 3
6
7 # Example: Compile C program
8 program: main.o utils.o
9     gcc main.o utils.o -o program
10
11 main.o: main.c
12     gcc -c main.c -o main.o
13
14 utils.o: utils.c
15     gcc -c utils.c -o utils.o
16
17 # Pattern rule
18 %.o: %.c
19     gcc -c $< -o $@
20
21 # Multiple targets
22 all: program1 program2 program3
23
24 program1: file1.o
25     gcc file1.o -o program1
26
```