ELC 2137 Lab 5: Subtracting

CJ Jones, Ashlie Lackey

February 20, 2020

Summary

Here is where my summary will go lalala

Q&A

What is one thing that you still don't understand about Verilog?
 The most confusing this about Verilog is...

Results

The results will be discussed here with an inclusion of the screenshots...

Time (ns):	0	10	20	30
a	0	1	0	1
b	0	0	1	1
С	0	0	0	1
S	0	1	1	0




Figure 1: Sin Wave of the Half Adder

Time (ns):	0	10	20	30	40	50	60	70
a	0	1	0	1	0	1	0	1
b	0	0	1	1		0	1	1
cin	0	0	0	0	1	1	1	1
c	0	0	0	1	0	1	1	1
S	0	1	1	0	1	0	0	1



Figure 2: Sin Wave of the Full Adder

Time (ns):	0	10	20	30	40	50	60	70
a	0	1	0	1	0	1	0	1
b	0	0	1	1		0	1	1
cin	0	0	0	0	1	1	1	1
c	0	0	0	1	0	1	1	1
S	0	1	1	0	1	0	0	1




Figure 3: Sin Wave of the Addition Subtraction

The results match what was expected as the screenshotted waveform results confirm the expected results table.

Code

Listing 1: Half Adder Design Code

```
// Ashlie Lackey and CJ Jones , ELC 2137 , 2020 -2 -13
module halfadder ( input a , b ,
output s , c );
// When using primitive instances , output is always the first port
xor (s , a , b );
and (c , a , b );
endmodule // halfadder
```

Listing 2: Half Adder Testbench Code

```
module example_and(
input a, b,
output c);
// c = a AND b
and(c,a,b);
endmodule
```

Listing 3: Full Adder Design Code

```
// Ashlie Lackey and CJ Jones , ELC 2137 , 2020 -2 -13
module fulladder (
input ain , bin , cin ,
output cout , sout
) ;
// Internal signals
wire c1 , c2 , s1 ;
// One instance of halfadder
halfadder ha0 (
. a ( ain ) , . b ( bin ) ,
. c ( c1 ) , . s ( s1 )
) ;
// second halfadder
halfadder ha1 (
. a ( s1 ) , . b ( cin ) ,
. c (c2), . s (sout)
) ;
// Define carry output
xor (cout , c1 , c2 );
endmodule // fulladder
```

Listing 4: Full Adder Testbench Code

```
// Ashlie Lackey and CJ Jones , ELC 2137 , 2020 -2 -13
module fulladder_test () ;
reg cin_t , a_t , b_t ;
wire cout_t , s_t ;
```

```
//instantiate fulladder
fulladder FA (. ain ( a_t ) , . bin ( b_t ) , . cin ( cin_t ) , . sout (
   s_t ), . cout (cout_t) );
// module here
initial begin
cin_t =0; a_t =0; b_t =0; #10;
//case2
\{a_t, b_t, cin_t\} = 3'b100; #10;
//case3
{ a_t , b_t, cin_t } = 3'b010 ; #10;
//case4
{ a_t , b_t, cin_t } = 3'b110 ; #10;
//case5
\{a_t, b_t, cin_t\} = 3'b001; #10;
//case6
\{a_t, b_t, cin_t\} = 3'b101; #10;
//case7
\{a_t, b_t, cin_t\} = 3'b011; #10;
//case8
{ a_t , b_t, cin_t } = 3'b111 ; #10;
$finish;
end
endmodule // fulladder_test
```

Listing 5: 2-bit Adder Design Code

```
// Ashlie and CJ , ELC 2137 , 2020 -2 -13
module addsub (
input [1:0] a , b ,
input mode,
output [1:0] sum ,
output cbout
// Internal signals
wire c1 , c2 ;
wire [1:0] b_n;
// Invert b input for subtraction
assign b_n[0] = b[0] mode;
assign b_n[1] = b[1] ^ mode;
//first full adder
fulladder fa0 (
. ain ( a [0]) , . bin ( b_n [0]) , . cin (
mode),
. cout ( c1 ) , . sout ( sum [0])
) ;
//second full adder
fulladder fa1 (
. ain (a [1]), . bin (b_n [1]), . cin (
c1),
. cout ( c2 ) , . sout ( sum [1])
```

```
// Convert carry to borrow when
// subtracting
assign cbout = c2 ^ mode;
endmodule // addsub
```

Listing 6: 2-bit Adder Testbench Code

```
// Ashlie Lackey , ELC 2137 , 2020 -2 -19
module addsub_test ();
reg m_t;
reg [1:0] a_t, b_t;
wire cout_t;
wire [1:0] s_t;
// instantiate adder/subtractor
addsub\ AS(.\ a\ (\ a\_t\ )\ ,\ .\ b\ (\ b\_t\ )\ ,\ .\ mode\ (\ m\_t\ )\ ,\ .\ sum\ (\ s\_t\ ),\ .
   cbout (cout_t) );
// module here
initial begin
//Subtraction Cases
//case1
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b00001; #10;
//case2
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b00011; #10;
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b01001; #10;
//case4
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b01011 ; #10;
//case5
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b00111; #10;
//case6
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b10011; #10;
//case7
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b10001; #10;
//Addition Cases
//case8
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b000000; #10;
//case9
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b00010 ; #10;
//case10
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b01000; #10;
//case11
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b01010; #10;
//case12
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b00110 ; #10;
//case13
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b10010 ; #10;
//case14
\{a_t[1], b_t[1], a_t[0], b_t[0], m_t\} = 5'b10000 ; #10;
$finish ;
```

end

endmodule // addsub_test