ELC 2137 Lab 6: MUX and 7-segment Decoder

CJ Jones, Jake Simmons

March 4, 2020

Summary

This lab explored using a Basys3 board to produce an 8-bit number on a 7-segment display through a MUX combinational logic design. This lab produced a cheat button that turns the display from hex to decimal, and back because of the difficulty of reading the decimal numbers. Using Verilog, some skills gained in this lab include: writing a multiplexer utilizing the conditional operator, use the double-dabble algorithm to convert hex values into BCD, using multi-bit signals, using constraint files, and creating a design on a FPGA board. Overall, this lab demonstrated how to utilize software and programmable logic to produce a hardware output.

Results

Time (ns):	0	10	20	30
in 0	0000	0001	0010	0010
in 1	0001	0010	0001	0001
sel	0	1	0	1
out	0000	0010	0010	0001




Figure 1: Add3 simulation waveform and ERT

Time (ns):	0	10	20	30
in 0	0000	0001	0010 0001	0010
in 1	0001	0010	0001	0001
sel	0	1	0	1
out	0000	0010	0010	0001



Figure 2: BCD6 simulation waveform and ERT




Figure 3: Circuit Diagram

Code

Listing 1: Add3 Module Code

```
// Jake Simmons and Chris Jones , ELC 2137, 2020 -3-24

module add3(
input [3:0] Cin,
output reg [3:0] Cout);

always @*
begin
if (Cin > 4'd4)
Cout = Cin + 4'd3;
else
Cout = Cin;
end
endmodule //Add3
```

Listing 2: Add3 Testbench Code

```
// Jake Simmons and Chris Jones , ELC 2137, 2020 -3-24
module add3_test ();
    reg [3:0] num;
    wire [3:0] out;
    integer i ; // Declare loop variable

    Add3 C1 (.Cin(num), .Cout(out));

    initial begin
    for ( i =0; i <=8'hF; i = i +1) begin
    num = i;
    #10;
    end
    $finish;
    end
endmodule // sseg_decoder_test</pre>
```

Listing 3: BCD6 Module Code

```
// Jake Simmons and Chris Jones , ELC 2137, 2020 -3-24
module BCD6(
input [6:0] B,
output [6:0] Out
);
wire W1, W2, W3;
wire W4, W5, W6;
Add3 C1(.Cin(B[6:3]), .Cout({ Out[6],W3 , W2, W1}));
Add3 C2(.Cin({W3,W2,W1,B[2]}), .Cout({Out[5],W4,W5,W6}));
Add3 C3(.Cin({W4,W5,W6,B[1]}), .Cout({Out[4], Out[3], Out[2], Out[1]}));
assign Out[0] = B[0];
endmodule
```

Listing 4: BCD6 Test Bench Code

Listing 5: BCD11 Module Code

```
module BCD11(
input [11:0] in11,
output [15:0] out11
);

wire [6:0] W1;
wire W2, W3, W4;
BCD6 C1( .B({0, in11[8:3]}), .Out(W1)
);

BCD6 C2( .B({W1[3:0], in11[2:0]}), .Out({W2, W3, W4,out11[3:0]})
);

BCD6 C3( .B({0,W1[6:4], W2, W3, W4}), .Out(out11[10:4])
);
assign out11[15:11] = 0;
endmodule
```

Listing 6: BCD11 Test Bench Code

Listing 7: sseg1 module Code

```
module sseg1(
input [15:0] sw,
output [3:0] an,
output [6:0] seg,
```

```
output dp
);
wire [3:0] muxwire;
wire [7:0] W1;
BCD11 BD11(
.in11(sw[10:0]), .out11(W1));
mux2_4b m1(
.in1(W1[7:4]), .in0(W1[3:0]),
.sel(sw[15]), .out(muxwire[3:0])
);
sseg_decoder sseg1(
.sseg(seg), .num(muxwire[3:0])
);
assign an [3:2] = 3;
assign dp = 1;
assign an[1] = ~sw[15];
assign an [0] = sw[15];
endmodule
```