

Analysis and Simulation of Interface Quality and Defect Induced Variability in MgO Spin-Transfer Torque Magnetic RAMs

Bejoy Sikder¹, Member, IEEE, Jia Hao Lim, Mondol Anik Kumar², Andrea Padovani³, Member, IEEE, Michael Haverty, Uday Kamal⁴, Student Member, IEEE, Nagarajan Raghavan⁵, Member, IEEE, Luca Larcher⁶, Kin-Leong Pey⁷, Senior Member, IEEE, and Md Zunaid Baten⁸, Senior Member, IEEE

Abstract—Device-to-device variability of CoFeB/MgO based STT-MRAMs is studied based on experiments and simulations taking into account the influence of interface quality, temperature variation and device dimensionality. Metal-induced gap states resulting from electron transfer at the ferromagnet-tunnel barrier interface significantly influence the effective energy barrier height of these devices irrespective of their diameters. Switching voltage and parallel - antiparallel resistance values vary by as much as 43% and 30% respectively for about 13% variation of the energy barrier, whereas the tunneling magnetoresistance remains typically unaffected. WRITE cycles of highly scaled STT-MRAMs are therefore more susceptible to device-to-device variations resulting from microscopic variations in the interface quality, rather than the READ cycles. Such variations are observed to be independent of temperature, as well as spatial distribution of the defects.

Index Terms—STT-MRAM, variability, magnetoresistance, Monte Carlo simulation.

I. INTRODUCTION

SPIN-TRANSFER torque magnetic random access memories (STT-MRAMs) are promising candidates for next-generation data storage owing to their non-volatility, fast access times, scalability, low-power consumption and compatibility with conventional CMOS technologies [1]–[5]. Small dimensionalities, as well as inherently stochastic switching characteristics of STT-MRAMs make them significantly prone to device-to-device, as well as cycle-to-cycle variations.

Manuscript received October 28, 2020; accepted November 19, 2020. Date of publication November 24, 2020; date of current version December 24, 2020. The review of this letter was arranged by Editor A. V. Y. Thean. (Corresponding author: Md Zunaid Baten.)

Bejoy Sikder, Uday Kamal, and Md Zunaid Baten are with the Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology (BUET), Dhaka 1205, Bangladesh (e-mail: mdzunaid@eee.buet.ac.bd).

Jia Hao Lim is with Engineering Product Development, Singapore University of Technology and Design, Singapore 487372, and also with GLOBALFOUNDRIES, Singapore 738406.

Mondol Anik Kumar, Andrea Padovani, and Luca Larcher are with Applied Materials – MDLx Italy R&D, 42124 Reggio Emilia, Italy.

Michael Haverty is with Applied Materials, Santa Clara, CA 95054 USA.

Nagarajan Raghavan and Kin-Leong Pey are with Engineering Product Development, Singapore University of Technology and Design, Singapore 487372.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/LED.2020.3040131>.

Digital Object Identifier 10.1109/LED.2020.3040131

Previous studies on STT-MRAM variability primarily focused on variability arising from process, temperature and operating conditions in magnetic tunneling junction (MTJ)/CMOS circuits or arrays [6]–[15]. Though significant insights on the variability and reliability of STT-MRAMs have been obtained from these studies, the ongoing drive towards utilizing highly-scaled variants of these devices for memory, as well as neuromorphic applications necessitates variability analysis from a microscopic point of view. In particular, aspects related to the role of interface quality and defects on device-to-device variation needs to be investigated in detail to have a better understanding of the source of variability in these devices.

In this letter we present experiments and simulations to investigate the variability of standalone CoFeB/MgO STT-MRAMs taking into account the role of defects, interface quality, operating temperature and dimensions of the devices. In contrast to previous studies, which incorporated defects as resistive shorts or opens in equivalent circuit models of STT-MRAMs [10], [16], this work employs multiscale simulation and ab-initio calculations which relate microscopic/atomistic properties of a device to its spintronic output characteristics. The results of this work indicate that WRITE cycles of STT-MRAMs are more susceptible to variations induced by interface quality than the READ cycles. This work also correlates effective energy barrier height with interface quality of these devices and shows that it can be exploited to predict device-to-device variabilities of STT-MRAM devices.

II. MODELING AND SIMULATION SETUP

STT-MRAM stacks have been deposited by magnetron sputtering on 300 mm Si wafers. The MTJ pillars tested are circular with nominal diameters of 60, 70 and 80 nm (schematic shown in Fig 1(c)). To prevent oxidation of MgO, the sidewall was encapsulated by a dielectric gap-fill material. The influence of sidewall on device variability is expected to be negligible as cross-sectional area of the device is about 15 to 20 times larger than the MgO sidewall area because of the very small thickness (~ 1 nm) of the MgO layer. For variability study, 15-20 devices of each diameter were fabricated on the same wafer. As these devices were located in the central dies of the wafer, RA non-uniformity is expected to be small- typically within $\pm 0.2\Omega\cdot\mu\text{m}^2$.




Fig. 1. (a) Flowchart illustrating simulation model. (b) Band diagram of the MTJ device involving MIGS. (c) Schematic illustration of fabricated MTJ pillar.

Experimental steady-state output characteristics of the devices were analyzed based on a spintronic simulation model in combination with the multi-scale simulation platform of GinestraTM [17]. In this model (shown in Fig. 1(a)), Landau-Lifshitz-Gilbert (LLG) equation is self-consistently solved to calculate spin-dependent direct tunneling current (I_{spin}), taking into account temperature and voltage dependence of tunneling magnetoresistance (TMR) [18]–[21]. Trap assisted tunneling current (I_{trap}) is calculated using GinestraTM, which performs statistical simulation by randomly generating every device and its constituent oxygen vacancies in the MgO layer, and applies Kinetic Monte Carlo simulation technique to account for the stochastic nature of charge transport. The total current (I_{total}) resulting from I_{spin} and I_{trap} in effect influences the overall magnetic switching characteristics, thereby creating a self-consistent loop.

III. RESULTS AND DISCUSSIONS

A parameter fundamental to the estimation of parallel spin state resistance of an STT-MRAM is its energy barrier height (ϕ). For MgO based MTJ devices, the reported energy barrier heights range from 0.39-1.2eV [18], [22] [23], [24], even though the ideal barrier height of bulk MgO is 3.7eV [25]. Such deviation of ϕ from the ideal value hints towards the significant influence of interface quality on electronic properties of ultra-thin MgO tunnel barriers in MTJs. In fact, ab-initio calculations and experimental results suggest that spatial penetration of metal wave functions as well as hybridization of electronic states arising from the defects, may lead to the formation of gap states in the tunnel barrier. Such states, which are known as metal induced gap states (MIGS), effectively reduce the MgO bandgap at the CoFeB/MgO interface [26]–[28].

To incorporate the effect of MIGS, the present simulation framework considers a gradually varying energy band profile (Fig. 1(b)). This is in accordance with previous spectroscopic and first principle calculation based reports [29]–[31], which suggest gradual as well as local change of MgO bandgap because of intermixing and interdiffusion between tunnel barrier and magnetic contact layers. Good agreement between numerical simulations and experimental results are obtained for all three diameters of the STT-MRAMs considering




Fig. 2. Measured (symbols) and simulated (lines) results of (a) R-V loops and (b) TMR vs voltage characteristics. (c) Defect parameters and barrier height extracted from experimental results and comparison with ab-initio calculations.

such band profiles (Figs. 2(a)-(b)). The effective value of ϕ extracted for these devices is 1.25eV. Trap energy (E_T) and relaxation energy (E_{rel}) are estimated from the calculation of I_{trap} . Comparison of these values with ab-initio simulation results indicate the presence of neutral (F) or singly charged (F^+) oxygen vacancy defects in these devices [24], [32], [33]. Process induced edge damage has been neglected herein as our previous studies on self-heating corrected area scaling of time dependent dielectric breakdown (TDDB) demonstrated edge damage to have secondary effects on the reliability of such industry grade devices [34].

As shown in Fig. 3(a), significant variation in the measured resistance vs. voltage (R-V) characteristics exists in the devices having diameter, $d = 60\text{nm}$. Percentage standard deviation (σ) of switching voltage from parallel (anti-parallel) to anti-parallel (parallel) state of these devices is $\sim 5.1\%$ (7.3%), whereas the minimum resistance varies by about 7.7% . Similar variations are observed for devices of 70 and 80nm diameters as well. To understand the microscopic origin of such variability, R-V loops with the highest and lowest resistance values for each diameter of the devices are analyzed (Fig. 3(b)). The extracted values of ϕ (shown in Fig. 3(c)) suggest that the energy barrier height is uncorrelated to the diameter of the device. However it is noteworthy that the parallel (R_P) and anti-parallel (R_{AP}) resistances vary up to about 28% and 32%, respectively, over this extracted range of ϕ .

According to Fig. 3(d), the switching voltage is positively correlated to ϕ such that 0.2eV variation of ϕ results in about 43% variation of switching voltage. TMR of these devices however essentially remains constant over this range of ϕ . The read voltage of STT-MRAMs is typically within 0.01-0.20V and for such small voltages the devices show similar resistance values after multiple READ cycles. This is further illustrated in Fig. 3(d), which shows as an inset the minimum value of normalized parallel resistance (R_m) obtained from consecutive READ cycles during TDDB




Fig. 3. (a) Measured R-V loops of $d = 60\text{nm}$ devices fabricated on the same wafer. (b) Measured (symbols) and simulated (lines) R-V loops for highest and lowest resistance values of each diameter. (c) Extracted values of ϕ , and measured percentage (%) variation and percentage standard deviation (%sigma) of R_p and R_{AP} . (d) Effect of ϕ on TMR of the device; inset shows R_m obtained for multiple READ cycles during TDDb measurements where V_R and V_S refer to normalized READ and stress voltages respectively. (e) Effect of temperature variation on R-V loops corresponding to extracted values of (i) $\phi = 1.35\text{--}1.36\text{eV}$ and (ii) $\phi = 1.20\text{--}1.23\text{eV}$.

measurement of three devices having identical diameters. Even in the presence of a stress voltage much higher than the READ voltage, a %sigma variation of only about 0.7% is obtained for R_m . Such variation corresponds to a change of energy barrier height by only about 20meV. This suggests that variation of energy barrier height has minimal effect on READ cycles. To understand the effect of temperature on energy barrier induced variability, highest and lowest resistance valued R-V loops measured at three different temperatures have been analyzed (Fig. 3(e)). The extracted values of ϕ suggest that for a 100°C change of temperature, the energy barrier height changes only by about 10-20meV. Consequently temperature variation over such a range has negligible effect on the variability of these devices.

To understand whether device-to-device variability in MTJs is governed more by the density and distribution of defects, rather than by the slight change of energy barrier height resulting from material and interfacial properties, trap-assisted tunneling currents have been calculated considering different density and spatial distributions of bulk defects (Fig. 4(a)). It is observed that for all defect densities, I_{trap} remains about two orders of magnitude smaller than I_{spin} , thereby having minimal effect on the R-V characteristics (shown as inset of Fig. 4(a)). Therefore variability in these devices primarily arises from interface quality, which manifests itself in MIGS induced lowering of ϕ . To further elucidate this aspect, statistical simulation of 25 devices is performed considering uniform spread of the spatially varying bandgap of MgO. As shown in Fig. 4(b), the results of statistical simulation are well within the range of trap current calculated using the extracted




Fig. 4. (a) Comparison of spin (solid lines) and trap current (dashed lines) densities for different concentrations of bulk defects (effect on R-V loop shown as inset). (b) Trap currents calculated from linear (dashed lines) and statistical (solid lines) variation of ϕ ; inset shows energy band diagram illustrating the physical significance of ϕ . (c) Ab-initio calculations showing density of states (DOS) in CoFeB/MgO/CoFeB. (d) CDF plot of zero-bias R_{AP} considering statistical variation of t_{ox} (experimental results shown as symbols whereas dashed lines show fits with a fixed value of $\phi = 1.25\text{eV}$ for all devices).

values of ϕ . These results further validate the use of an effective barrier to correctly represent the gradually varying band profile.

The spatial variation of bandgap becomes further evident from ab-initio calculations (Fig. 4(c)), which have been performed using linear combination of atomic orbitals with PseudoDojo basis [35]. The physical significance of ϕ is further emphasized by the cumulative distribution function (CDF) plot of Fig. 4(d), which shows that statistical variation of oxide thickness (t_{ox}) alone fails to accurately predict device-to-device variability if a fixed value of ϕ is considered for all devices. As shown by solid lines, experimental results for all three diameters of the devices fit well with statistical analysis if energy barrier heights of corresponding devices are duly considered. These results establish the significance of effective barrier height as a figure of merit of the interface quality of ultra-scaled STT-MRAMs and provides evidence that it can be utilized to predict WRITE cycle device-to-device variability.

IV. CONCLUSION

The microscopic origin of device-to-device variability of STT-MRAMs is investigated based on experiments and simulations taking into account the role of defects and interface quality. It has been shown that the effective energy barrier height can serve as a figure of merit of interface quality of these devices and it can also be utilized to predict WRITE cycle variability. Bulk defect density and distribution, as well as temperature, are observed to have minimal effect on such variabilities of STT-MRAMs.

REFERENCES

- [1] J.-G. Zhu, "Magnetoresistive random access memory: The path to competitiveness and scalability," *Proc. IEEE*, vol. 96, no. 11, pp. 1786–1798, Nov. 2008, doi: [10.1109/JPROC.2008.2004313](https://doi.org/10.1109/JPROC.2008.2004313).

- [2] T. Kawahara, K. Ito, R. Takemura, and H. Ohno, "Spin-transfer torque RAM technology: Review and prospect," *Microelectron. Rel.*, vol. 52, no. 4, pp. 613–627, Apr. 2012, doi: [10.1016/j.microrel.2011.09.028](https://doi.org/10.1016/j.microrel.2011.09.028).
- [3] X. Fong, Y. Kim, K. Yogendra, D. Fan, A. Sengupta, A. Raghunathan, and K. Roy, "Spin-transfer torque devices for logic and memory: Prospects and perspectives," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 35, no. 1, pp. 1–22, Jan. 2016, doi: [10.1109/TCAD.2015.2481793](https://doi.org/10.1109/TCAD.2015.2481793).
- [4] D. Apalkov, B. Dieny, and J. M. Slaughter, "Magnetoresistive random access memory," *Proc. IEEE*, vol. 104, no. 10, pp. 1796–1830, Oct. 2016, doi: [10.1109/JPROC.2016.2590142](https://doi.org/10.1109/JPROC.2016.2590142).
- [5] B. Rajendran and F. Alibart, "Neuromorphic computing based on emerging memory technologies," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 6, no. 2, pp. 198–211, Jun. 2016, doi: [10.1109/JETCAS.2016.2533298](https://doi.org/10.1109/JETCAS.2016.2533298).
- [6] G. Panagopoulos, C. Augustine, X. Fong, and K. Roy, "Exploring variability and reliability of multi-level STT-MRAM cells," in *Proc. 70th Device Res. Conf.*, Jun. 2012, pp. 139–140, doi: [10.1109/DRC.2012.6257003](https://doi.org/10.1109/DRC.2012.6257003).
- [7] C.-H. Ho, G. D. Panagopoulos, S. Y. Kim, Y. Kim, D. Lee, and K. Roy, "A physics-based statistical model for reliability of STT-MRAM considering oxide variability," in *Proc. Int. Conf. Simul. Semiconductor Processes Devices (SISPAD)*, Sep. 2013, pp. 29–32, doi: [10.1109/SISPAD.2013.6650566](https://doi.org/10.1109/SISPAD.2013.6650566).
- [8] E. I. Vatajelu, R. Rodriguez-Montanes, M. Indaco, P. Prinetto, and J. Figueras, "STT-MRAM cell reliability evaluation under process, voltage and temperature (PVT) variations," in *Proc. 10th Int. Conf. Design Technol. Integr. Syst. Nanosc. Era (DTIS)*, Apr. 2015, pp. 1–6, doi: [10.1109/DTIS.2015.7127377](https://doi.org/10.1109/DTIS.2015.7127377).
- [9] E. I. Vatajelu, G. D. Natale, M. Barbareschi, L. Torres, M. Indaco, and P. Prinetto, "STT-MRAM-Based PUF architecture exploiting magnetic tunnel junction fabrication-induced variability," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 13, no. 1, pp. 1–21, Dec. 2016, doi: [10.1145/2790302](https://doi.org/10.1145/2790302).
- [10] A. Chintaluri, H. Naeimi, S. Natarajan, and A. Raychowdhury, "Analysis of defects and variations in embedded spin transfer torque (STT) MRAM arrays," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 6, no. 3, pp. 319–329, Sep. 2016, doi: [10.1109/JETCAS.2016.2547779](https://doi.org/10.1109/JETCAS.2016.2547779).
- [11] Y. Wang, H. Cai, L. A. de Barros Naviner, and W. Zhao, "A non-Monte-Carlo methodology for variability analysis of magnetic tunnel junction-based circuits," *IEEE Trans. Magn.*, vol. 53, no. 3, pp. 1–6, Mar. 2017, doi: [10.1109/TMAG.2016.2638913](https://doi.org/10.1109/TMAG.2016.2638913).
- [12] J. H. Lim, N. Raghavan, A. Padovani, J. H. Kwon, K. Yamane, H. Yang, V. B. Naik, L. Larcher, K. H. Lee, and K. L. Pey, "Investigating the statistical-physical nature of MgO dielectric breakdown in STT-MRAM at different operating conditions," in *IEDM Tech. Dig.*, Dec. 2018, pp. 25.3.1–25.3.4, doi: [10.1109/IEDM.2018.8614515](https://doi.org/10.1109/IEDM.2018.8614515).
- [13] R. De Rose, M. Lanuzza, F. Crupi, G. Siracusano, R. Tomasello, G. Finocchio, and M. Carpentieri, "Variability-aware analysis of hybrid MTJ/CMOS circuits by a micromagnetic-based simulation framework," *IEEE Trans. Nanotechnol.*, vol. 16, no. 2, pp. 160–168, Mar. 2017, doi: [10.1109/TNANO.2016.2641681](https://doi.org/10.1109/TNANO.2016.2641681).
- [14] R. De Rose, G. Carangelo, M. Lanuzza, F. Crupi, G. Finocchio, and M. Carpentieri, "Impact of voltage scaling on STT-MRAMs through a variability-aware simulation framework," in *Proc. 14th Int. Conf. Synth., Modeling, Anal. Simulation Methods Appl. Circuit Design (SMACD)*, Jun. 2017, pp. 1–4, doi: [10.1109/SMACD.2017.7981583](https://doi.org/10.1109/SMACD.2017.7981583).
- [15] C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, V. De, and K. Roy, "Design space exploration of typical STT MTJ stacks in memory arrays in the presence of variability and disturbances," *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4333–4343, Dec. 2011, doi: [10.1109/TED.2011.2169962](https://doi.org/10.1109/TED.2011.2169962).
- [16] L. Wu, M. Taouil, S. Rao, E. J. Marinissen, and S. Hamdioui, "Electrical modeling of STT-MRAM defects," in *Proc. IEEE Int. Test Conf. (ITC)*, Oct. 2018, pp. 1–10, doi: [10.1109/TEST.2018.8624749](https://doi.org/10.1109/TEST.2018.8624749).
- [17] *Applied Materials Ginestra*. Accessed: Sep. 10, 2020. [Online]. Available: <http://www.appliedmaterials.com/products/applied-mdlx-ginestra-simulation-software>
- [18] S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, "Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions," *Nature Mater.*, vol. 3, no. 12, pp. 868–871, 2004, doi: [10.1038/nmat1257](https://doi.org/10.1038/nmat1257).
- [19] Y. Zhang, W. Zhao, Y. Lakys, J.-O. Klein, J.-V. Kim, D. Ravelosona, and C. Chappert, "Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions," *IEEE Trans. Electron Devices*, vol. 59, no. 3, pp. 819–826, Mar. 2012, doi: [10.1109/TED.2011.2178416](https://doi.org/10.1109/TED.2011.2178416).
- [20] J. Kim, A. Chen, B. Behin-Aein, S. Kumar, J.-P. Wang, and C. H. Kim, "A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2015, pp. 1–4, doi: [10.1109/CICC.2015.7338407](https://doi.org/10.1109/CICC.2015.7338407).
- [21] G. D. Panagopoulos, C. Augustine, and K. Roy, "Physics-based SPICE-compatible compact model for simulating hybrid MTJ/CMOS circuits," *IEEE Trans. Electron Devices*, vol. 60, no. 9, pp. 2808–2814, Sep. 2013, doi: [10.1109/TED.2013.2275082](https://doi.org/10.1109/TED.2013.2275082).
- [22] S. S. P. Parkin, C. Kaiser, A. Panchula, P. M. Rice, B. Hughes, M. Samant, and S.-H. Yang, "Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers," *Nature Mater.*, vol. 3, no. 12, pp. 862–867, Dec. 2004, doi: [10.1038/nmat1256](https://doi.org/10.1038/nmat1256).
- [23] J. M. Teixeira, J. Ventura, J. P. Araujo, J. B. Sousa, M. P. Fernández-García, P. Wisniewski, and P. P. Freitas, "Evidence of spin-polarized direct elastic tunneling and onset of superparamagnetism in MgO magnetic tunnel junctions," *Phys. Rev. B, Condens. Matter*, vol. 81, no. 13, Apr. 2010, Art. no. 134423, doi: [10.1103/PhysRevB.81.134423](https://doi.org/10.1103/PhysRevB.81.134423).
- [24] F. Schleicher, U. Halisdemir, D. Lacour, M. Gallart, S. Boukari, G. Schmerber, V. Davesne, P. Panissod, D. Halley, H. Majjad, Y. Henry, B. Leconte, A. Boulard, D. Spor, N. Beyer, C. Kieber, E. Sternitzky, O. Cregut, M. Ziegler, F. Montaigne, E. Beaurepaire, P. Gilliot, M. Hehn, and M. Bowen, "Localized states in advanced dielectrics from the vantage of spin-and symmetry-polarized tunnelling across MgO," *Nature Commun.*, vol. 5, no. 1, p. 4547, Dec. 2014, doi: [10.1038/ncomms5547](https://doi.org/10.1038/ncomms5547).
- [25] W. Wulfhekel, M. Klaua, D. Ullmann, F. Zavaliche, J. Kirschner, R. Urban, T. Monchesky, and B. Heinrich, "Single-crystal magnetotunnel junctions," *Appl. Phys. Lett.*, vol. 78, no. 4, pp. 509–511, Jan. 2001, doi: [10.1063/1.1342778](https://doi.org/10.1063/1.1342778).
- [26] D. Müller, D. Shashkov, R. Benedek, L. Yang, J. Silcox, and D. N. Seidman, "Atomic scale observations of metal-induced gap states at ZrO_2/Cu interfaces," *Phys. Rev. Lett.*, vol. 80, no. 21, p. 4741, 1998, doi: [10.1103/PhysRevLett.80.4741](https://doi.org/10.1103/PhysRevLett.80.4741).
- [27] C. Martinez-Boubeta, L. Balcells, and B. Martínez, "On the changes at the Fe/MgO interface upon annealing," *J. Appl. Phys.*, vol. 113, no. 12, Mar. 2013, Art. no. 123908, doi: [10.1063/1.4798242](https://doi.org/10.1063/1.4798242).
- [28] B. Taudul, M. Bowen, and M. Alouani, "Impact of single and double oxygen vacancies on electronic transport in Fe/MgO/Fe magnetic tunnel junctions," 2019, *arXiv:1904.02554*. [Online]. Available: <http://arxiv.org/abs/1904.02554>
- [29] S.-H. Yang, B. Balke, C. Papp, S. Döring, U. Berges, L. Plucinski, C. Westphal, C. M. Schneider, S. S. P. Parkin, and C. S. Fadley, "Determination of layer-resolved composition, magnetization, and electronic structure of an Fe/MgO tunnel junction by standing-wave core and valence photoemission," *Phys. Rev. B, Condens. Matter*, vol. 84, no. 18, Nov. 2011, Art. no. 184410, doi: [10.1103/PhysRevB.84.184410](https://doi.org/10.1103/PhysRevB.84.184410).
- [30] M. Klaua, D. Ullmann, J. Barthel, W. Wulfhekel, J. Kirschner, R. Urban, T. L. Monchesky, A. Enders, J. F. Cochran, and B. Heinrich, "Growth, structure, electronic, and magnetic properties of MgO/Fe(001) bilayers and Fe/MgO/Fe(001) trilayers," *Phys. Rev. B, Condens. Matter*, vol. 64, no. 13, Sep. 2001, Art. no. 134411, doi: [10.1103/PhysRevB.64.134411](https://doi.org/10.1103/PhysRevB.64.134411).
- [31] J. J. Bean, M. Saito, S. Fukami, H. Sato, S. Ikeda, H. Ohno, Y. Ikuhara, and K. P. McKenna, "Atomic structure and electronic properties of MgO grain boundaries in tunnelling magnetoresistive devices," *Sci. Rep.*, vol. 7, no. 1, pp. 1–9, May 2017, doi: [10.1038/srep45594](https://doi.org/10.1038/srep45594).
- [32] G. Rosenblatt, M. Rowe, G. Williams, R. Williams, and Y. Chen, "Luminescence of F and F+ centers in magnesium oxide," *Phys. Rev. B, Condens. Matter*, vol. 39, no. 14, p. 10309, 1989, doi: [10.1103/PhysRevB.39.10309](https://doi.org/10.1103/PhysRevB.39.10309).
- [33] N. Richter, "Charged point defects in oxides—a case study of MgO bulk and surface F centers," Ph.D. dissertation, Dept. II-Math. Natural Sci., Technische Universität Berlin, Berlin, Germany, 2013. [Online]. Available: <https://api.semanticscholar.org/CorpusID:137535252>
- [34] J. H. Lim, N. Raghavan, S. Mei, V. B. Naik, J. H. Kwon, S. M. Noh, B. Liu, E. H. Toh, N. L. Chung, R. Chao, K. H. Lee, and K. L. Pey, "Area and pulsewidth dependence of bipolar TDD in MgO magnetic tunnel junction," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2018, pp. 6D.6-1–6D.6-6, doi: [10.1109/IRPS.2018.8353637](https://doi.org/10.1109/IRPS.2018.8353637).
- [35] S. Smidstrup, T. Markussen, P. Vancraeyveld, J. Wellendorf, T. Gunst, B. Verstichel, D. Stradi, P. A. Khomyakov, U. G. Vej-Hansen, J. Schneider, M.-E. Lee, S. T. Chill, F. Rasmussen, G. Penazzi, F. Corsetti, A. Ojanperä, K. Jensen, M. L. N. Palsgaard, U. Martinez, A. Blom, M. Brandbyge, and K. Stokbro, "QuantumATK: An integrated platform of electronic and atomic-scale modelling tools," *J. Phys., Condens. Matter*, vol. 32, no. 1, Jan. 2020, Art. no. 015901, doi: [10.1088/1361-648x/ab4007](https://doi.org/10.1088/1361-648x/ab4007).