🥔
Embedded, FPGA/HDL, space systems, RF design, retro thingies, and more
- Maryland, USA
- https://bsky.app/profile/chrispville.bsky.social
- @ChrisPVille
Block or Report
Block or report ChrisPVille
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
-
VGA-CharGen
VGA-CharGen PublicPipelined VGA text/character generator controller in Verilog
Verilog 7
-
-
mig_example
mig_example PublicExample using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
174 contributions in the last year
Day of Week | December Dec | January Jan | February Feb | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More