Skip to content
Block or report user

Report or block ChrisPVille

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse
Pro

Pinned

  1. RL02-USB Interface

    Eagle 11 2

  2. Pipelined VGA text/character generator controller in Verilog

    Verilog 2

  3. Easy-to-use JTAG TAP and Debug Controller core written in Verilog

    Verilog

  4. TCP socket bootloader for the ESP32 over WPA2-Enterprise networks

    C 2

  5. Custom 50Mhz QAM/PSK ham radio for my rover project

    KiCad Layout

  6. RISC Architecture with In-order Superscalar INterlocked-pipeline - 64 Bits

301 contributions in the last year

Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.
You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session.