Skip to content


Block or Report

Block or report ChrisPVille

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. aux-display Public

    CAD and Conky configs for a 1920x480 HSD088IPW1 Display

    Shell 14 3

  2. VGA-CharGen Public

    Pipelined VGA text/character generator controller in Verilog

    Verilog 4

  3. jtaglet Public

    Easy-to-use JTAG TAP and Debug Controller core written in Verilog

    Verilog 6 2

  4. raisin64 Public

    RISC Architecture with In-order Superscalar INterlocked-pipeline - 64 Bits

  5. RL02 Public

    RL02-USB Interface

    Eagle 16 3

  6. Schematics for the Nintendo 64 Disk Drive (N64DD)


62 contributions in the last year

Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

December 2022

Created 1 repository

Seeing something unexpected? Take a look at the GitHub profile guide.