Hide content and notifications from this user.
Contact Support about this user's behavior.
Pipelined VGA text/character generator in Verilog
TCP socket bootloader for the ESP32 over WPA2-Enterprise networks
Easy-to-use JTAG TAP and Debug Controller core written in Verilog
Seeing something unexpected? Take a look at the
GitHub profile guide.