Prevent this user from interacting with your repositories and sending you notifications.
Learn more about blocking users.
Contact GitHub support about this user’s behavior.
Learn more about reporting abuse.
Pipelined VGA text/character generator controller in Verilog
Easy-to-use JTAG TAP and Debug Controller core written in Verilog
TCP socket bootloader for the ESP32 over WPA2-Enterprise networks
RISC Architecture with In-order Superscalar INterlocked-pipeline - 64 Bits
Schematics for the Nintendo 64 Disk Drive (N64DD)
Seeing something unexpected? Take a look at the
GitHub profile guide.