Embedded, FPGA/HDL, space systems, RF design, retro thingies, and more
- Maryland, USA
- @ChrisPVille
Block or Report
Block or report ChrisPVille
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
-
-
-
mig_example Public
Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer