Skip to content
Permalink
Branch: master
Commits on Mar 28, 2019
  1. Fixed clock startup problems, clock crossing problems, reset problems…

    ChrisPVille committed Mar 28, 2019
    …, and memory read corruption during refresh.
Commits on Mar 17, 2019
  1. Added some status info

    ChrisPVille committed Mar 17, 2019
Commits on Mar 16, 2019
  1. Fixed reset source for logic in memory controller clock domain. Fixed…

    ChrisPVille committed Mar 16, 2019
    … addressing of memory controller words. Fixed alignment bug
Commits on Mar 14, 2019
Commits on Mar 13, 2019
  1. First Pass at DDR2 memory

    ChrisPVille committed Mar 13, 2019
You can’t perform that action at this time.