{"payload":{"header_redesign_enabled":false,"results":[{"id":"402685481","archived":false,"color":"#DAE1C2","followers":7,"has_funding_file":false,"hl_name":"ChrisShakkour/RV32I-MAF-project","hl_trunc_description":"Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":402685481,"name":"RV32I-MAF-project","owner_id":65361301,"owner_login":"ChrisShakkour","updated_at":"2022-05-09T19:11:21.901Z","has_issues":true}},"sponsorable":false,"topics":["core","assembly","riscv","rtl","isa","systemverilog","vlsi","risc-v","pipline","vlsi-design","chipdesign"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AChrisShakkour%252FRV32I-MAF-project%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/ChrisShakkour/RV32I-MAF-project/star":{"post":"eRvMZlQoME3OjmiuauYMDqu7yhRD-ltu4fy_c1NVWx-TFjZUy6XumN1TpfZRYSAxdG6flzr4VDO857eV4cZOLg"},"/ChrisShakkour/RV32I-MAF-project/unstar":{"post":"jan_AgGjlaz7ILV63YpDgp7-oaH6pP_wEt8BPmON7mQ92vERioW9oz66Wfe3sW9pNG1TOR4i5OnLZFDzDKa47Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UDFr6uurl7yybH7y9HpAkOsVOO6k9q8Cj-zS3SE5lb8DuYjoXP2b5qYglz_u3-7dYeoHbs1r5dS6gMoFQoN1tA"}}},"title":"Repository search results"}