



Fundamentals of Logic Circuit Design

Part I: Combinatorial Logic



HUMAN CAPITAL
HUMAN – BEST INVESTMENT!

EUROPEAN UNION
EUROPEAN
SOCIAL FUND



Project is co-financed by European Union within European Social Fund

A short guide on how to pass the course

- Plagiarism is unacceptable.
- The teacher assesses the work on the basis of observation of the design and implementation of the digital system.
- The key factor is the practical application of whole knowledge.
- You can exchange know-how with each other in the lab.

Definition:

Logic circuits are electronic circuits processing two-valued signals. Their operation is described by logic functions (Boolean algebra).

Notation

- x – element (scalar or vector) of a set ($x \in \mathbf{X}$)
- \mathbf{X} – set of elements x ($x \in \mathbf{X}$)
- x_i – i th component of the vector x ($x = [x_1, \dots, x_i, \dots, x_n]$)
- x^j – j th element of set \mathbf{X} ($x^j \in \mathbf{X}$)
- \mathbf{X}^k – k th subset of set \mathbf{X} ($\mathbf{X}^k \subset \mathbf{X}$)
- x^* – sequence of elements x (${}^1x {}^2x {}^3x \dots$)
- ${}^m x$ – m th component of the sequence x^* (${}^1x {}^2x \dots {}^m x \dots$)
- x^{*n} – n th subsequence of the sequence x^*
- ${}_A x$ – element associated with automaton A

\simeq	–	non-contradictory	–	<code>\bumpeq</code>
\equiv	–	equivalent	–	<code>\equiv</code>
\cong	–	pseudoequivalent	–	<code>\cong</code>
\approx	–	compatible	–	<code>\approxeq</code>
\approx	–	Moore pseudocompatible	–	<code>\approx</code>
\sim	–	Mealy pseudocompatible	–	<code>\sim</code>

Suggested reading

1. D. M. Harris, S. L. Harris, *Digital Design and Computer Architecture*, Elsevier, 2013, (721 pages)
2. Wakerly J. F., *Digital Design: Principles and Practices*, Prentice Hall, Englewood Clis, 1994. (840 pages)
3. Zwoliński M.: *Digital System Design with VHDL*. Prentice Hall 2003. (368 pages)
4. Maxfield C.: *The Design Warrior's Guide to FPGAs*, Elsevier, 2004. (560 pages)

Boolean Algebra

- **Variables:** $X \{ 0, 1 \}$
- **Operators:**
 - **not:** $\bar{x} \{ \bar{1} = 0, \bar{0} = 1 \}$
 - **and:** $\cdot \{ 0 \cdot 0 = 0, 0 \cdot 1 = 0, 1 \cdot 0 = 0, 1 \cdot 1 = 1 \}$
 - **or:** $+ \{ 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 1 \}$

Identities for Variable x

- $x \cdot 0 = 0$
- $x \cdot 1 = x$
- $x \cdot x = x$
- $x \cdot \bar{x} = 0$
- $x + 0 = x$
- $x + 1 = 1$
- $x + x = x$
- $x + \bar{x} = 1$
- $\bar{\bar{x}} = x$

- **Commutative Law**

$$x \cdot y = y \cdot x$$

$$x + y = y + x$$

- **Distributive Law**

$$x \cdot (y + z) = (x \cdot y) + (x \cdot z)$$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

- **Absorptive Law**

$$x \cdot (y + x) = x$$


$$x + (y \cdot x) = x$$

Drink dispenser


<u>drink</u>	\rightarrow	<u>price</u>
water	\rightarrow	5
water + cherry juice	\rightarrow	7
water + mango juice	\rightarrow	8

<u>coin</u>	\rightarrow	<u>name</u>
1	\rightarrow	one
2	\rightarrow	two
5	\rightarrow	five


Drink dispenser - initial structure



Drink dispenser - final structure




Drink dispenser - input/output signals




input	→	action
only coins	→	do nothing
S	→	do nothing
$1 + S$	→	return coin
$2 + S$	→	return coin
$1 + 2 + S$	→	return coins
$5 + S$	→	open water valve
$5 + 1 + S$	→	return coins
$5 + 2 + S$	→	open water and cherry juice valves
$5 + 2 + 1 + S$	→	open water and mango juice valves

input	→	action	→	output
only coins	→	do nothing	→	—
S	→	do nothing	→	—
$1 + S$	→	return coin	→	y_r
$2 + S$	→	return coin	→	y_r
$1 + 2 + S$	→	return coins	→	y_r
$5 + S$	→	open water valve	→	y_w
$5 + 1 + S$	→	return coins	→	y_r
$5 + 2 + S$	→	open water and cherry juice valves	→	$y_w + y_c$
$5 + 2 + 1 + S$	→	open water and mango juice valves	→	$y_w + y_m$

Structure of the drink dispenser control system



Compact form structure



$$x = [x_s, x_f, x_t, x_o]$$

$$y = [y_w, y_c, y_m, y_r]$$

$$y = f(x)$$

$$\begin{cases} y_w = f_w(x_s, x_f, x_t, x_o) \\ y_c = f_c(x_s, x_f, x_t, x_o) \\ y_m = f_m(x_s, x_f, x_t, x_o) \\ y_r = f_r(x_s, x_f, x_t, x_o) \end{cases}$$

Input-output relationship

	x_s	x_f	x_t	x_o	y_w	y_c	y_m	y_r
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	0	0	0
3	0	0	1	1	0	0	0	0
4	0	1	0	0	0	0	0	0
5	0	1	0	1	0	0	0	0
6	0	1	1	0	0	0	0	0
7	0	1	1	1	0	0	0	0

	x_s	x_f	x_t	x_o	y_w	y_c	y_m	y_r
8	1	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	1
10	1	0	1	0	0	0	0	1
11	1	0	1	1	0	0	0	1
12	1	1	0	0	1	0	0	0
13	1	1	0	1	0	0	0	1
14	1	1	1	0	1	1	0	0
15	1	1	1	1	1	0	1	0

$$y_m = 1 \text{ iff } \begin{matrix} x_s & x_f & x_t & x_o \\ 1 & 1 & 1 & 1 \end{matrix}$$

$$y_c = 1 \text{ iff } \begin{matrix} x_s & x_f & x_t & x_o \\ 1 & 1 & 1 & 0 \end{matrix}$$

$$\Rightarrow y_m = x_s \wedge x_f \wedge x_t \wedge x_o \quad \Rightarrow \quad y_c = x_s x_f x_t \bar{x}_o$$

$$y_m = x_s x_f x_t x_o$$

$$y_w = 1 \text{ iff } \begin{matrix} x_s & x_f & x_t & x_o \end{matrix} \text{ or } \begin{matrix} x_s & x_f & x_t & x_o \end{matrix} \text{ or } \begin{matrix} x_s & x_f & x_t & x_o \end{matrix}$$

$$\begin{matrix} 1 & 1 & 1 & 1 \end{matrix} \quad \begin{matrix} 1 & 1 & 1 & 0 \end{matrix} \quad \begin{matrix} 1 & 1 & 0 & 0 \end{matrix}$$

$$\Rightarrow y_w = x_s x_f x_t x_o \vee x_s x_f x_t \bar{x}_o \vee x_s x_f \bar{x}_t \bar{x}_o$$





$$y_w = x_s x_f x_t x_o + x_s x_f x_t \bar{x}_o + x_s x_f \bar{x}_t \bar{x}_o$$

$$y_r = 1 \text{ iff } \begin{array}{ccccccccc|c} x_s & x_f & x_t & x_o & \text{or} & x_s & x_f & x_t & x_o & \text{or} \\ 1 & 0 & 0 & 1 & | & 1 & 0 & 1 & 0 \end{array}$$


$$\begin{array}{ccccccccc|c} x_s & x_f & x_t & x_o & \text{or} & x_s & x_f & x_t & x_o \\ 1 & 0 & 1 & 1 & | & 1 & 1 & 0 & 1 \end{array}$$

$$\Rightarrow y_r = x_s \bar{x}_f \bar{x}_t x_o + x_s \bar{x}_f x_t \bar{x}_o + x_s \bar{x}_f x_t x_o + x_s x_f \bar{x}_t x_o$$

Basic gates




Basic gates ...




A truth table for the OR function. The inputs are x_1 and x_2 , and the output is y .

x_2	0	1
0	0	1
1	1	1


Partial circuit diagram of the drink dispenser control system



Improved partial circuit diagram of the drink dispenser control system



Full circuit diagram



Modication of y_r part of the circuit

$$y_r = x_s \bar{x}_f \bar{x}_t x_o + x_s x_f \bar{x}_t x_o + x_s \bar{x}_f x_t \bar{x}_o + x_s \bar{x}_f x_t x_o$$

$$y_r = x_s [\bar{x}_f \bar{x}_t x_o + x_f \bar{x}_t x_o + \bar{x}_f x_t \bar{x}_o + \bar{x}_f x_t x_o]$$

$$y_r = x_s [(\bar{x}_f + x_f) \bar{x}_t x_o + \bar{x}_f x_t (\bar{x}_o + x_o)]$$

$$y_r = x_s [(1) \bar{x}_t x_o + \bar{x}_f x_t (1)]$$


$$y_r = x_s [\bar{x}_t x_o + \bar{x}_f x_t]$$

$$y_r = x_s \bar{x}_t x_o + x_s \bar{x}_f x_t$$

Conclusion:

Algebraic manipulation of expressions can lead to the reduction of the circuit size

Final full circuit diagram




Cost assessment

Gate type	Initial cost	Final cost
NOT	3	3
AND4	7	3
AND3	—	2
OR4	1	—
OR3	1	1
OR2	—	1
gates:	12	10
inputs:	38	26
types of gates:	3	3

→ multitude of diverse gates

Afirmation out of double complementation





de Morgan's laws:

$$\overline{x}_1 + \overline{x}_2 = \overline{x_1 x_2}$$

$$\overline{x}_1 \overline{x}_2 = \overline{x_1 + x_2}$$




NAND gates



A truth table for a two-input NAND gate. The inputs are x_1 and x_2 . The output y is 1 if both x_1 and x_2 are 0, and is 0 otherwise. The table has four rows and two columns.

x_2	0	1
0	1	1
1	1	0

NOR gates





Truth table for the NOR gate:

x_2	0	1
0	1	0
1	0	0

The output y is 1 when both x_1 and x_2 are 0, and 0 otherwise.

Transformed final full circuit diagram









Final cost assessment

Gate type	Initial cost	Final cost diverse gates	Final cost NAND gates
NOT	3	3	5
NAND4	—	—	3
NAND3	—	—	3
NAND2	—	—	1
AND4	7	3	—
AND3	—	2	—
OR4	1	—	—
OR3	1	1	—
OR2	—	1	—
gates:	12	10	12
inputs:	38	26	28
types of gates:	3	3	2/1
integrated circuits	6	5	5
spare gates	4 (3NOT)	6 (3NOT)	5 (1NOT)



NOT and AND produced out of NAND gates





OR gates produced out of NAND gates



NOT and OR gates produced out of NOR gates



AND gates produced out of NOR gates



Logic function specification

$y_r = 1$ iff $x_s \ x_f \ x_t \ x_o$ or $x_s \ x_f \ x_t \ x_o$ or
1 0 0 1 1 0 1 0

$x_s \ x_f \ x_t \ x_o$ or $x_s \ x_f \ x_t \ x_o$
1 0 1 1 1 1 0 1

SOP - Sum of Products form

$$y_r = x_s \bar{x}_f \bar{x}_t x_o + x_s \bar{x}_f x_t \bar{x}_o + |x_s \bar{x}_f x_t x_o + x_s x_f \bar{x}_t x_o$$

$$F_{y_r}^1 = \{ \underbrace{1001_2}_{9_{10}}, \underbrace{1010_2}_{10_{10}}, \underbrace{1011_2}_{11_{10}}, \underbrace{1101_2}_{13_{10}} \}$$

$$F_{y_r}^1 = \{ 9, 10, 11, 13 \}$$

$$y_r = \sum (9, 10, 11, 13)$$

Logic function minimization

$$y_r = \underbrace{x_s \bar{x}_f \bar{x}_t x_o + x_s x_f \bar{x}_t x_o}_{y_r^1} + \underbrace{x_s \bar{x}_f x_t \bar{x}_o + x_s \bar{x}_f x_t x_o}_{y_r^2}$$

$$y_r^1 = \underbrace{x_s \underbrace{\bar{x}_f \bar{x}_t x_o}_{\begin{matrix} 1 & 0 & 0 & 1 \end{matrix}}}_{\begin{matrix} 1 & 0 & 1 \end{matrix}} + \underbrace{x_s \underbrace{x_f \bar{x}_t x_o}_{\begin{matrix} 1 & 1 & 0 & 1 \end{matrix}}}_{\begin{matrix} 1 & 1 & 1 \end{matrix}}$$

$$y_r^1 = x_s \bar{x}_t x_o (\bar{x}_f + x_f)$$

$$y_r^1 = x_s \bar{x}_t x_o (1)$$

$$y_r^1 = \underbrace{x_s \bar{x}_t x_o}_{\begin{matrix} 1 & 0 & 1 \end{matrix}}$$

Gray's code

1 bit	2 bit	3 bit	4 bit
0	00	000	0000
1	01	001	0001
	11	011	0011
	10	010	0010
		110	0110
		111	0111
		101	0101
		100	0100
			1100
			1101
			1111
			1110
			1010
			1011
			1001
			1000

Karnaugh tables

	x_3	0	1
x_1x_2			
00	0	1	
01	2	3	
11	6	7	
10	4	5	
	$x_1x_2x_3$		

	x_3x_4	00	01	11	10
x_1x_2					
00	0	1	3	2	
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	
	$x_1x_2x_3x_4$				

Karnaugh tables (cntd)

$x_3x_4x_5$	000	001	011	010	110	111	101	100	
x_1x_2	00	0	1	3	2	6	7	5	4
	01	8	9	11	10	14	15	13	12
	11	24	25	27	26	30	31	29	28
	10	16	17	19	18	22	23	21	20

$x_1x_2x_3x_4x_5$

Karnaugh tables (cntd)

			$x_4x_5x_6$							
			000	001	011	010	110	111	101	100
$x_1x_2x_3$			000	001	011	010	110	111	101	100
000	0	1	3	2	6	7	5	4		
001	8	9	11	10	14	15	13	12		
011	24	25	27	26	30	31	29	28		
010	16	17	19	18	22	23	21	20		
110	48	49	51	50	54	55	53	52		
111	56	57	59	58	62	63	61	60		
101	40	41	43	42	46	47	45	44		
100	32	33	35	34	38	39	37	36		

$x_1x_2x_3x_4x_5x_6$

Logic function minimization

$$Y_r = \sum(9; 10; 11; 13)$$

$x_t x_o$	00	01	11	10
$x_s x_f$	00	0	0	0
	01	0	0	0
	11	0	1	0
	10	0	1	1

y_r

$x_s \bar{x}_f x_t$

$x_s \bar{x}_t x_o$

$x_t x_o$	00	01	11	10
$x_s x_f$	00	1	3	2
	01	4	5	6
	11	12	13	15
	10	8	9	11

y_r


101-

1-01

→ Minimization of logic functions can be carried out without resorting to algebraic manipulation

Logic function minimization

$$Y_r = \sum(9; 10; 11; 13; 14)$$



Mathematical reason

$$y_\star = x_1x_2x_3x_4 + x_1x_2x_3x_4 + x_1x_2x_3x_4$$

$$y_\star = x_1\overline{x}_2x_3x_4 + \underbrace{x_1\overline{x}_2x_3\overline{x}_4}_a + \underbrace{x_1\overline{x}_2x_3\overline{x}_4}_a + x_1x_2x_3\overline{x}_4$$




$$a + a = a$$

$$y_\star = x_1\overline{x}_2x_3(x_4 + \overline{x}_4) + x_1x_3\overline{x}_4(\overline{x}_2 + x_2)$$

$$y_\star = x_1\overline{x}_2x_3 + x_1x_3\overline{x}_4$$

$$\begin{aligned} b &= bx + b\overline{x} = bx + bx + b\overline{x} = bx + b(x + \overline{x}) = bx + b \\ b &= bx + b\overline{x} = bx + b\overline{x} + b\overline{x} = b(x + \overline{x}) + b\overline{x} = b + b\overline{x} \end{aligned}$$

Don't care values





x_l	x_h	situation
0	0	exists
1	0	exists
1	1	exists
0	1	never happens \Rightarrow we don't care

New problem

$$\left\{ \begin{array}{l} y_A = \sum \left(1, 3, 5, 6, 9, 11 \quad \underbrace{(2, 13)}_{\text{don't care}} \right) \\ y_B = \sum \left(7, 15 \quad \underbrace{(2, 13)}_{\text{don't care}} \right) \end{array} \right.$$

↑

$$\left\{ \begin{array}{ll} F_{y_A}^1 = \{1, 3, 5, 6, 9, 11\} & F_{y_A}^\Phi = \{2, 13\} \\ F_{y_B}^1 = \{7, 15\} & F_{y_B}^\Phi = \{2, 13\} \end{array} \right.$$

$$\begin{array}{c} x_c x_d \\ \diagdown \\ x_a x_b \end{array}$$

	00	01	11	10
00	0	1	1	-
01	0	1	0	1
11	0	-	0	0
10	0	1	1	0

y_A

$$\begin{array}{c} x_c x_d \\ \diagdown \\ x_a x_b \end{array}$$

	00	01	11	10
00	0	0	0	-
01	0	0	1	0
11	0	-	1	0
10	0	0	0	0

y_B

First solution - SOP


		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	$x_c x_d$	00	1	1	-	
01	01	0	1	0	1	
11	11	0	-	0	0	
10	10	0	1	1	0	

 y_A

		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	$x_c x_d$	00	0	0	0	-
01	01	0	0	1	0	
11	11	0	-	1	0	
10	10	0	0	0	0	

 y_B

$$\begin{cases} y_A = \bar{x}_c x_d + \bar{x}_b x_d + \bar{x}_a x_c \bar{x}_d \\ y_B = x_b x_c x_d \end{cases}$$



What has really been obtained?

		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	00	0	1	1	—	
	01	0	1	0	1	
	11	0	—	0	0	
	10	0	1	1	0	

y_A

$$y_A = \sum (1, 3, 5, 6, 9, 11 (2, 13))$$

		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	00	0	1	1	1	
	01	0	1	0	1	
	11	0	1	0	0	
	10	0	1	1	0	

y_A


$$y_A = \sum (1, 2, 3, 5, 6, 9, 11, 13)$$


		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	$x_c x_d$	00	0	0	0	—
		01	0	0	1	0
11	00	11	0	—	1	0
		10	0	0	0	0
		y_B				

$$y_B = \sum (7, 15 (2, 13))$$

		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
$x_a x_b$	$x_c x_d$	00	0	0	0	0
		01	0	0	1	0
11	00	11	0	0	1	0
		10	0	0	0	0
		y_B				

$$y_B = \sum (7, 15)$$








Gate type	NOT+AND+OR	NOT+NAND
NOT	4	5
NAND3	—	3
NAND2	—	2
AND3	2	—
AND2	2	—
OR3	1	—
gates/inputs: integrated circuits	9/17 4	10/18 3


Second solution - factorization

$$\begin{cases} y_A = \bar{x}_c x_d + \bar{x}_b x_d + \bar{x}_a x_c \bar{x}_d \\ y_B = x_b x_c x_d \end{cases}$$

$$\begin{cases} y_A = (\bar{x}_c + \bar{x}_b) x_d + \bar{x}_a x_c \bar{x}_d \\ y_B = x_b x_c x_d \end{cases}$$

$$\begin{cases} y_A = \bar{x}_c \bar{x}_b x_d + \bar{x}_a x_c \bar{x}_d \\ y_B = x_b x_c x_d \end{cases}$$







Gate type	SOP	SOP NAND	Factori- zation
NOT	4	5	3
NAND3	—	3	2
NAND2	—	2	3
AND3	2	—	—
AND2	2	—	—
OR3	1	—	—
gates/inputs: integrated circuits	9/17	10/18	8/15
gate levels	4	3	3
	3	3	4

Third solution - prohibition


		$x_c x_d$	00	01	11	10	
		$x_a x_b$	00	01	11	10	
$x_a x_b$	$x_c x_d$	00	0	1	1	-	
		01	0	1	0	1	
		11	0	-	0	0	
		10	0	1	1	0	
		y_A^1					


		$x_c x_d$	00	01	11	10	
		$x_a x_b$	00	01	11	10	
$x_a x_b$	$x_c x_d$	00	0	0	0	-	
		01	0	0	1	0	
		11	0	-	1	0	
		10	0	0	0	0	
		y_B					

		$x_c x_d$	$x_a x_b$			
		00	01	11	10	
		00	0	1	1	-
		01	0	1	0	1
		11	0	-	0	0
		10	0	1	1	0

y_A^2

$$\left\{ \begin{array}{l} y_A = \underbrace{x_d \overline{x_b x_c x_d}}_{y_A^1} + \overbrace{\overline{x_a} x_c \overline{x_b x_c x_d}}^{y_A^2} \\ y_B = x_b x_c x_d \end{array} \right.$$







Gate type	SOP	SOP NAND	Factori- zation	Prohi- bition
NOT	4	5	3	2
NAND3	—	3	2	2
NAND2	—	2	3	2
AND3	2	—	—	—
AND2	2	—	—	—
OR3	1	—	—	—
gates/inputs: integrated circuits	9/17	10/18	8/15	6/12
gate levels	4	3	3	2
	3	3	4	4/3

Fourth solution - prohibition & factorization

$$\begin{cases} y_A = x_d \overline{x_b x_c x_d} + \overline{x_a x_c} \overline{x_b x_c x_d} \\ y_B = x_b x_c x_d \end{cases}$$


$$\begin{cases} y_A = (x_d + \overline{x_a x_c}) \overline{x_b x_c x_d} \\ y_B = x_b x_c x_d \end{cases}$$





Gate type	SOP	SOP NAND	Factori- zation	Prohi- bition	P+F AND	P+F NAND
NOT	4	5	3	2	2	4
NAND3	—	3	2	2	1	1
NAND2	—	2	3	2	—	3
AND3	2	—	—	—	—	—
AND2	2	—	—	—	2	—
OR3	1	—	—	—	—	—
OR2	—	—	—	—	1	—
gates	9	10	8	6	6	8
inputs	17	18	15	12	11	13
ICs	4	3	3	2	3	3
levels	3	3	4	4/3	4	5

POS - Product of Sums form



$$\begin{cases} F_y^0 = \{ 5, 13, 14 \} \\ F_y^\Phi = \{ 2 \} \end{cases}$$

$$y = 0 \text{ if } x_1 \text{ and } x_2 \text{ and } x_3 \text{ and } x_4 \\ \quad \quad \quad 1 \quad \quad \quad 1 \quad \quad \quad 1 \quad \quad \quad 0$$

 \Downarrow

$$y = 1 \text{ if } x_1 \text{ or } x_2 \text{ or } x_3 \text{ or } x_4 \\ \quad \quad \quad 0 \quad \quad \quad 0 \quad \quad \quad 0 \quad \quad \quad 1$$

 \Downarrow

$$\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4 = 0 \quad \text{when 1110} \\ \bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4 = 1 \quad \text{when otherwise}$$

$$y = 0 \text{ if } x_1 \text{ and } x_2 \text{ and } x_3 \text{ and } x_4 \\ \quad \quad \quad - \quad \quad \quad 1 \quad \quad \quad 0 \quad \quad \quad 1$$

 \Downarrow

$$y = 1 \text{ if } x_1 \text{ or } x_2 \text{ or } x_3 \text{ or } x_4 \\ \quad \quad \quad - \quad \quad \quad 0 \quad \quad \quad 1 \quad \quad \quad 0$$

 \Downarrow

$$\bar{x}_2 + x_3 + \bar{x}_4 = 0 \quad \text{when } -101 \\ \bar{x}_2 + x_3 + \bar{x}_4 = 1 \quad \text{when otherwise}$$

Finally the product of sums form is obtained:

$$\Rightarrow y = (\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4)(\bar{x}_2 + x_3 + \bar{x}_4)$$

x_3x_4	00	01	11	10
x_1x_2	1	1	1	—
00	1	0	1	1
01	1	0	1	1
11	1	0	1	0
10	1	1	1	1
y				

$\bar{x}_2 + x_3 + \bar{x}_4$

$\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4$

$$y = \prod (5, 13, 14 (2))$$

Fifth solution - POS

$x_c x_d$	00	01	11	10	
$x_a x_b$	00	0	1	1	-
00	0	1	0	1	
01	0	1	0	1	
11	0	-	0	0	
10	0	1	1	0	


$(\bar{x}_b + \bar{x}_c + \bar{x}_d)$ $(\bar{x}_a + \bar{x}_c + x_d)$
 absorbed $(x_c + x_d)$


$$\begin{cases} y_A = (x_c + x_d)(\bar{x}_b + \bar{x}_c + \bar{x}_d)(\bar{x}_a + \bar{x}_c + x_d) \\ y_B = (x_b)(x_c)(x_d) = x_b x_c x_d \end{cases}$$


		$x_c x_d$	00	01	11	10
		$x_a x_b$	00	01	11	10
x_c	x_b	00	0	0	0	-
		01	0	0	1	0
11	10	0	-	1	0	
		10	0	0	0	0


(x_c) (x_b)

(x_d) y_B









Gate type	SOP	SOP NAND	Fact. F	Proh. P	P+F AND	P+F NAND	POS	POS NOR
NOT	4	5	3	2	2	4	4	4
NAND3	—	3	2	2	1	1	—	—
NAND2	—	2	3	2	—	3	—	—
AND3	2	—	—	—	—	—	2	—
AND2	2	—	—	—	2	—	—	—
OR3	1	—	—	—	—	—	2	—
OR2	—	—	—	—	1	—	1	—
NOR3	—	—	—	—	—	—	—	4
NOR2	—	—	—	—	—	—	—	1
gates	9	10	8	6	6	8	9	9
inputs	17	18	15	12	11	13	18	18
ICs	4	3	3	2	3	3	3	3
levels	3	3	4	4/3	4	5	3	3

Minimization of the Boolean Function

- Truth table with Karnaugh islands marked.
- Set of all prime implicants:
 $\Theta = \{ abc, cf, cd, ce \}$
- Minimal cover function:
 $Y = abc + cd$

Quine McCluskey method

dec	bin	# 1s
2	0010	1
3	0011	2
6	0110	2
7	0111	3
9	1001	2
12	1100	2
15	1111	4
(4)	0100	1
(10)	1010	2

$$y = \sum (2, 3, 6, 7, 9, 12, 15, (4, 10))$$

Stage 1

2	0	0	1	0	
(4)	0	1	0	0	
<hr/>					
3	0	0	1	1	
6	0	1	1	0	
9	1	0	0	1	*
(10)	1	0	1	0	
12	1	1	0	0	
<hr/>					
7	0	1	1	1	
15	1	1	1	1	

Stage 2

2, 3	0	0	1	-	
2, 6	0	-	1	0	
2, (10)	-	0	1	0	*
(4), 6	0	1	-	0	*
(4), 12	-	1	0	0	*
<hr/>					
3, 7	0	-	1	1	
6, 7	0	1	1	-	
7, 15	-	1	1	1	*

Stage 3

2, 3, 6, 7	0	-	1	-	*
2, 6, 3, 7	0	-	1	-	

Prime implicant	Prime implicant	1s of the function							Note
dec	bin	2	3	6	7	9	12	15	
9	1 0 0 1					*			essential prime imp.
2, (10)	- 0 1 0	*							eclipsed by 2, 3, 6, 7
(4), 6	0 1 - 0			*					eclipsed by 2, 3, 6, 7
(4), 12	- 1 0 0						*		essential prime imp.
7, 15	- 1 1 1				*			*	essential prime imp.
2, 3, 6, 7	0 - 1 -	*	*	*	*				essential prime imp.

Dominating rows eclipse dominated rows

⇒ Prime implicant (row) 2, 3, 6, 7 dominates prime implicants (rows) 2, (10) and (4), 6

Just a demonstration

Prime implicant	Prime implicant	1s of the function				
dec	bin	2	3	6	7	15
7, 15	— 1 1 1				*	*
2, 3, 6, 7	0 — 1 —	*	*	*	*	

Dominated columns eclipse dominating columns
 ⇒ column 15 is dominated by column 7

Prime implicant	Prime implicant	1s of the function				
dec	bin	2	3	6	15	
7, 15	— 1 1 1				*	
2, 3, 6, 7	0 — 1 —	*	*	*	*	

Final selection (choose all essential prime implicants):



Prime implicant decimal	Prime implicant binary	Prime implicant literal
9	1 0 0 1	$x_1 \ \overline{x}_2 \ \overline{x}_3 \ x_4$
(4), 12	— 1 0 0	$x_2 \ \overline{x}_3 \ \overline{x}_4$
7, 15	— 1 1 1	$x_2 \ x_3 \ x_4$
2, 3, 6, 7	0 — 1 —	$\overline{x}_1 \quad x_3$

$$y = x_1 \bar{x}_2 \bar{x}_3 x_4 + x_2 \bar{x}_3 \bar{x}_4 + x_2 x_3 x_4 + \bar{x}_1 x_3$$



$x_3 x_4$	00	01	11	10	
$x_1 x_2$	00	0	0	1	1
00	—	0	1	1	
01	1	0	1	0	
11	0	1	0	—	
10	0	—	0	—	

y

Hazard in a SOP realisation



Hazard in a POS realisation




Hazard cnd.

x_3x_4	00	01	11	10	
x_1x_2	00	0	0	0	0
00	0	0	0	0	0
01	1	1	0	0	0
11	1	1	1	1	1
10	0	0	1	1	1
y					

$$y = x_1x_3 + x_2\bar{x}_3$$

$$\begin{array}{ccccccccc}
 x_1 & x_2 & x_3 & x_4 & & x_1 & x_2 & x_3 & x_4 \\
 \downarrow & \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \downarrow & \downarrow \\
 1 & 1 & 0 & 1 & \longrightarrow & 1 & 1 & 1 & 1
 \end{array}$$

The circuit - and the problem



Hazard - solution to the problem


		x_3x_4	00	01	11	10	
		x_1x_2	00	0	0	0	0
		01	1	1	0	0	
		11	1	1	1	1	
		10	0	0	1	1	
				y			

$$y = x_1x_3 + x_2\bar{x}_3 + (x_1x_2)$$




redundancy

The corrected circuit



Dynamic hazard




$$x_u = 1 \Rightarrow y = x_c$$


Let $x_c = 0 \nearrow 1 \searrow 0$

$$\begin{aligned}y &= \frac{\overline{x_u x_c} \ x_c}{\overline{(\bar{x}_u + \bar{x}_c)x_c}} \ x_c \\&= \frac{\overline{(\bar{x}_u + \bar{x}_c)x_c}}{\overline{(\bar{x}_u x_c + \bar{x}_c x_c)}} \ x_c \\&= \frac{\overline{(\bar{x}_u x_c + 0)}}{\overline{(\bar{x}_u x_c)}} \ x_c \\&= (\bar{x}_u x_c) \ x_c \\&= (x_u + \bar{x}_c) \ x_c \\&= x_u x_c + \bar{x}_c x_c \\&= x_u x_c + 0 \\&= x_u x_c\end{aligned}$$

Time plots for $\tau_1 > \tau_2$




Time plots for $\tau_1 < \tau_2$



Iterative circuits

Example:
 n -bit adder




- ⇒ n -bit adder has $2n + 1$ inputs and $n + 1$ outputs
- ⇒ huge Karnaugh tables for large n
- ⇒ partition the circuit

x_3

x_2


x_1

x_0



$$\begin{array}{r}
 \begin{array}{ccccc}
 u_i & \boxed{0} & \boxed{0} & \boxed{0} & \boxed{0} \\
 + x_{a_i} & + 0 & + 0 & + 1 & + 1 \\
 + x_{b_i} & + \boxed{0} & + 1 & + 0 & + 1 \\
 \hline
 u_{i+1} & \boxed{0} & \boxed{0} & \boxed{1} & \boxed{0} \\
 y_i & \boxed{0} & \boxed{1} & \boxed{1} & \boxed{0}
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{ccccc}
 u_i & \boxed{1} & \boxed{1} & \boxed{1} & \boxed{1} \\
 + x_{a_i} & + 0 & + 0 & + 1 & + 1 \\
 + x_{b_i} & + 0 & + 1 & + 0 & + 1 \\
 \hline
 u_{i+1} & \boxed{0} & \boxed{1} & \boxed{1} & \boxed{1} \\
 y_i & \boxed{0} & \boxed{1} & \boxed{0} & \boxed{1}
 \end{array}
 \end{array}$$



	0	1
00	0	0
01	0	1
11	1	1
10	0	1

u_{i+1}

	0	1
00	0	1
01	1	0
11	0	1
10	1	0

y_i

$$\left\{
 \begin{aligned}
 u_{i+1} &= x_{a_i}x_{b_i} + u_i x_{a_i} + u_i x_{b_i} \\
 y_i &= u_i \bar{x}_{a_i} \bar{x}_{b_i} + u_i x_{a_i} x_{b_i} + \bar{u}_i \bar{x}_{a_i} x_{b_i} + \bar{u}_i x_{a_i} \bar{x}_{b_i} \\
 &= u_i (\overline{x_{a_i} \oplus x_{b_i}}) + \bar{u}_i (x_{a_i} \oplus x_{b_i}) \\
 &= u_i \oplus (x_{a_i} \oplus x_{b_i})
 \end{aligned}
 \right.$$


XOR gate

Truth table

x_1	0	1
x_2	0	1
	1	0

y

Symbol




$$y = x_1 \oplus x_2 = x_1 \bar{x}_2 + \bar{x}_1 x_2$$

Not XOR gate

Truth table


	x_1	0	1
x_2	0	1	0
	0	1	0
	1	0	1
y			

Symbol




$$y = (x_1 \equiv x_2) = \overline{x_1 \oplus x_2} = \overline{x_1 \bar{x}_2 + x_1 x_2}$$



Block $i = 0, \dots, n-1$



For block $i = 0 \rightarrow u_0 = 0 \rightarrow$




Welding seam detection robot



The task:

- Detect the middle 1 of three separate consecutive 1s
 - separate \Rightarrow bounded by 0s on both sides
 - less than three 1s \Rightarrow noise
 - more than three 1s \Rightarrow seam too wide
- The probe houses n detectors

$$\left\{ \begin{array}{l} y_i = f_1(x_i, u_i, u_i^\bullet, v_{i+1}, v_{i+1}^\bullet) \\ u_{i+1} = f_2(x_i, u_i, u_i^\bullet) \\ u_{i+1}^\bullet = f_3(x_i, u_i, u_i^\bullet) \\ v_i = f_4(x_i, v_{i+1}, v_{i+1}^\bullet) \\ v_i^\bullet = f_5(x_i, v_{i+1}, v_{i+1}^\bullet) \end{array} \right.$$



... 0 1 1 1 0 ...

to the left	v_{i+1}	v_{i+1}^\bullet
... 0	0	0
... 01	0	1
... 01 ... 1	1	1
forbidden	1	0

	u_i	u_i^\bullet	to the right
	0	0	0 ...
	1	0	10 ...
	1	1	1 ... 10 ...
	0	1	forbidden

		$x_i u_i u_i^\bullet$	000	001	011	010	110	111	101	100	y_i
$v_{i+1} v_{i+1}^\bullet$		00	0	—	0	0	0	0	—	0	
	01	0	—	0	0	0	1	0	—	0	
	11	0	—	0	0	0	0	0	—	0	
	10	—	—	—	—	—	—	—	—	—	

		x_i	0	1	$u_i u_i^\bullet$
$v_{i+1} v_{i+1}^\bullet$		00	0	0	00
	01	—	—	—	01
	11	0	—	1	11
	10	0	—	1	10

u_{i+1}^\bullet

		x_i	0	1	$v_{i+1} v_{i+1}^\bullet$
$v_{i+1} v_{i+1}^\bullet$		00	0	0	00
	01	0	—	1	01
	11	0	—	1	11
	10	—	—	—	10

v_i


		x_i	0	1	$v_{i+1} v_{i+1}^\bullet$
$v_{i+1} v_{i+1}^\bullet$		00	0	—	00
	01	0	—	1	01
	11	0	—	1	11
	10	—	—	—	10


v_i^\bullet

		x_i	0	1	$u_i u_i^\bullet$
$v_{i+1} v_{i+1}^\bullet$		00	0	—	00
	01	—	—	—	01
	11	0	—	1	11
	10	0	—	1	10

u_{i+1}^\bullet

$$\left\{ \begin{array}{lcl} y_i & = & \overline{v}_{i+1} v_{i+1}^\bullet x_i u_i \overline{u}_i^\bullet \\ u_{i+1} & = & x_i \\ u_{i+1}^\bullet & = & x_i u_i \\ v_i & = & x_i v_{i+1}^\bullet \\ v_i^\bullet & = & x_i \end{array} \right.$$





Combinational logic utilising multiplexers


$$y = \sum (1, 3, 5, 7, 17, 21, 25, 26, 28, 29, 30, 31)$$

MUX5

Decompose the function in the following manner:

$$\begin{aligned} y &= f_y(x_a, x_b, x_c, x_d, x_e) \\ &= \overline{x}_a \overline{x}_b \overline{x}_c \overline{x}_d \overline{x}_e f_y(0, 0, 0, 0, 0) + \overline{x}_a \overline{x}_b \overline{x}_c \overline{x}_d x_e f_y(0, 0, 0, 0, 1) + \\ &\quad \overline{x}_a \overline{x}_b \overline{x}_c x_d \overline{x}_e f_y(0, 0, 0, 1, 0) + \overline{x}_a \overline{x}_b \overline{x}_c x_d x_e f_y(0, 0, 0, 1, 1) + \\ &\quad \overline{x}_a \overline{x}_b x_c \overline{x}_d \overline{x}_e f_y(0, 0, 1, 0, 0) + \overline{x}_a \overline{x}_b x_c \overline{x}_d x_e f_y(0, 0, 1, 0, 1) + \\ &\quad \overline{x}_a \overline{x}_b x_c x_d \overline{x}_e f_y(0, 0, 1, 1, 0) + \overline{x}_a \overline{x}_b x_c x_d x_e f_y(0, 0, 1, 1, 1) + \end{aligned}$$

$$\begin{aligned}
 & \bar{x}_a x_b \bar{x}_c \bar{x}_d \bar{x}_e f_y(0, 1, 0, 0, 0) + \bar{x}_a x_b \bar{x}_c \bar{x}_d x_e f_y(0, 1, 0, 0, 1) + \\
 & \bar{x}_a x_b \bar{x}_c x_d \bar{x}_e f_y(0, 1, 0, 1, 0) + \bar{x}_a x_b \bar{x}_c x_d x_e f_y(0, 1, 0, 1, 1) + \\
 & \bar{x}_a x_b x_c \bar{x}_d \bar{x}_e f_y(0, 1, 1, 0, 0) + \bar{x}_a x_b x_c \bar{x}_d x_e f_y(0, 1, 1, 0, 1) + \\
 & \bar{x}_a x_b x_c x_d \bar{x}_e f_y(0, 1, 1, 1, 0) + \bar{x}_a x_b x_c x_d x_e f_y(0, 1, 1, 1, 1) + \\
 & x_a \bar{x}_b \bar{x}_c \bar{x}_d \bar{x}_e f_y(1, 0, 0, 0, 0) + x_a \bar{x}_b \bar{x}_c \bar{x}_d x_e f_y(1, 0, 0, 0, 1) + \\
 & x_a \bar{x}_b \bar{x}_c x_d \bar{x}_e f_y(1, 0, 0, 1, 0) + x_a \bar{x}_b \bar{x}_c x_d x_e f_y(1, 0, 0, 1, 1) + \\
 & x_a \bar{x}_b x_c \bar{x}_d \bar{x}_e f_y(1, 0, 1, 0, 0) + x_a \bar{x}_b x_c \bar{x}_d x_e f_y(1, 0, 1, 0, 1) + \\
 & x_a \bar{x}_b x_c x_d \bar{x}_e f_y(1, 0, 1, 1, 0) + x_a \bar{x}_b x_c x_d x_e f_y(1, 0, 1, 1, 1) + \\
 & x_a x_b \bar{x}_c \bar{x}_d \bar{x}_e f_y(1, 1, 0, 0, 0) + x_a x_b \bar{x}_c \bar{x}_d x_e f_y(1, 1, 0, 0, 1) + \\
 & x_a x_b \bar{x}_c x_d \bar{x}_e f_y(1, 1, 0, 1, 0) + x_a x_b \bar{x}_c x_d x_e f_y(1, 1, 0, 1, 1) + \\
 & x_a x_b x_c \bar{x}_d \bar{x}_e f_y(1, 1, 1, 0, 0) + x_a x_b x_c \bar{x}_d x_e f_y(1, 1, 1, 0, 1) +
 \end{aligned}$$



MUX 4

		$x_c x_d x_e$	000	001	011	010		110	111	101	100
		$x_a x_b$	00	01	11	10		00	01	11	10
$x_a x_b$	00	0	1	1	0	0	1	1	0		
	01	0	0	0	0	0	0	0	0	0	0
	11	0	1	0	1	1	1	1	1	1	1
	10	0	1	0	0	0	0	1		0	
											y

$$\begin{aligned}
 y &= f_y(x_a, x_b, x_c, x_d, x_e) \\
 &= \overline{x}_a \overline{x}_b x_e + x_a \overline{x}_d x_e + x_a x_b x_c + x_a x_b x_d \overline{x}_e
 \end{aligned}$$

$$F_y^1 = \left\{ \begin{array}{ccccc} x_a & x_b & x_c & x_d & x_e \\ 0 & 0 & - & - & 1 \\ 1 & - & - & 0 & 1 \\ 1 & 1 & 1 & - & - \\ 1 & 1 & - & 1 & 0 \end{array} \right\}$$

Choose x 's with least “-” as address inputs
 $\Rightarrow x_a, x_b, x_d, x_e \Rightarrow x_c$ becomes a data input.

$$\begin{aligned}y = & \overline{x}_a \overline{x}_b \overline{x}_d \overline{x}_e f_y(0, 0, x_c, 0, 0) + \overline{x}_a \overline{x}_b \overline{x}_d x_e f_y(0, 0, x_c, 0, 1) + \\& \overline{x}_a \overline{x}_b x_d \overline{x}_e f_y(0, 0, x_c, 1, 0) + \overline{x}_a \overline{x}_b x_d x_e f_y(0, 0, x_c, 1, 1) + \\& \overline{x}_a x_b \overline{x}_d \overline{x}_e f_y(0, 1, x_c, 0, 0) + \overline{x}_a x_b \overline{x}_d x_e f_y(0, 1, x_c, 0, 1) + \\& \overline{x}_a x_b x_d \overline{x}_e f_y(0, 1, x_c, 1, 0) + \overline{x}_a x_b x_d x_e f_y(0, 1, x_c, 1, 1) + \\& x_a \overline{x}_b \overline{x}_d \overline{x}_e f_y(1, 0, x_c, 0, 0) + x_a \overline{x}_b \overline{x}_d x_e f_y(1, 0, x_c, 0, 1) + \\& x_a \overline{x}_b x_d \overline{x}_e f_y(1, 0, x_c, 1, 0) + x_a \overline{x}_b x_d x_e f_y(1, 0, x_c, 1, 1) + \\& x_a x_b \overline{x}_d \overline{x}_e f_y(1, 1, x_c, 0, 0) + x_a x_b \overline{x}_d x_e f_y(1, 1, x_c, 0, 1) + \\& x_a x_b x_d \overline{x}_e f_y(1, 1, x_c, 1, 0) + x_a x_b x_d x_e f_y(1, 1, x_c, 1, 1)\end{aligned}$$



$$f_y(0, 0, x_c, 0, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 0, x_c, 0, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 0, x_c, 0, 1) = \begin{cases} 1 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 0, x_c, 0, 1) = \begin{cases} 1 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 0, x_c, 1, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 0, x_c, 1, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 0, x_c, 1, 1) = \begin{cases} 1 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 0, x_c, 1, 1) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 1, x_c, 0, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 1, x_c, 0, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 1, x_c, 0, 1) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 1, x_c, 0, 1) = \begin{cases} 1 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 1, x_c, 1, 0) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 1, x_c, 1, 0) = \begin{cases} 1 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

$$f_y(0, 1, x_c, 1, 1) = \begin{cases} 0 & \text{for } x_c = 0 \\ 0 & \text{for } x_c = 1 \end{cases}$$

$$f_y(1, 1, x_c, 1, 1) = \begin{cases} 0 & \text{for } x_c = 0 \\ 1 & \text{for } x_c = 1 \end{cases}$$

MUX3

Let x_a, x_b, x_e become address inputs
 $\Rightarrow x_c$ and x_d become data inputs.

$$y = \bar{x}_a \bar{x}_b \bar{x}_e f_y(0, 0, x_c, x_d, 0) + \bar{x}_a \bar{x}_b x_e f_y(0, 0, x_c, x_d, 1) + \\ \bar{x}_a x_b \bar{x}_e f_y(0, 1, x_c, x_d, 0) + \bar{x}_a x_b x_e f_y(0, 1, x_c, x_d, 1) + \\ x_a \bar{x}_b \bar{x}_e f_y(1, 0, x_c, x_d, 0) + x_a \bar{x}_b x_e f_y(1, 0, x_c, x_d, 1) + \\ x_a x_b \bar{x}_e f_y(1, 1, x_c, x_d, 0) + x_a x_b x_e f_y(1, 1, x_c, x_d, 1)$$

$$f_y(0, 0, x_c, x_d, 0) = 0$$

$$f_y(0, 0, x_c, x_d, 1) = 1$$

$$f_y(0, 1, x_c, x_d, 0) = 0$$

$$f_y(0, 1, x_c, x_d, 1) = 0$$


$$f_y(1, 0, x_c, x_d, 0) = 0$$

$$f_y(1, 0, x_c, x_d, 1) = \bar{x}_d$$

$$f_y(1, 1, x_c, x_d, 0) = x_d + x_c$$

$$f_y(1, 1, x_c, x_d, 1) = \bar{x}_d + x_c$$

$$F_y^1 = \begin{Bmatrix} x_a & x_b & x_c & x_d & x_e \\ 0 & 0 & - & - & 1 \\ 1 & - & - & 0 & 1 \\ 1 & 1 & 1 & - & - \\ 1 & 1 & - & 1 & 0 \end{Bmatrix}$$



MUX 2

Let x_a, x_b become address inputs
 $\Rightarrow x_c, x_d$ and x_e become data inputs.

$$y = \bar{x}_a \bar{x}_b f_y(0, 0, x_c, x_d, x_e) + \bar{x}_a x_b f_y(0, 1, x_c, x_d, x_e) + \\ x_a \bar{x}_b f_y(1, 0, x_c, x_d, x_e) + x_a x_b f_y(1, 1, x_c, x_d, x_e)$$

$$f_y(0, 0, x_c, x_d, x_e) = x_e$$

$$f_y(0, 1, x_c, x_d, x_e) = 0$$

$$f_y(1, 0, x_c, x_d, x_e) = \bar{x}_d x_e$$

$$f_y(1, 1, x_c, x_d, x_e) = x_c + \bar{x}_d x_e + x_d \bar{x}_e = x_c + (x_d \oplus x_e)$$

$$F_y^1 = \left\{ \begin{array}{ccccc} x_a & x_b & x_c & x_d & x_e \\ 0 & 0 & - & - & 1 \\ 1 & - & - & 0 & 1 \\ 1 & 1 & 1 & - & - \\ 1 & 1 & - & 1 & 0 \end{array} \right\}$$

MUX2

$$y = \bar{a}\bar{b}e + a\bar{d}e + abc + abd\bar{e}$$

$$a\bar{d}e = a\bar{b}\bar{d}e + ab\bar{d}e$$


$$y = \bar{a}\bar{b}(e) + \bar{a}b(0) + a\bar{b}(\bar{d}e) + ab(c + d\bar{e} + \bar{d}e)$$


00	01	10	11	bin
0	1	2	3	dec


Implementation of combinational functions by using decoders

$$\begin{cases} y_1 = \sum(3, 6, 9, 12) \\ y_2 = \sum(5, 7, 13, 15) \\ y_3 = \sum(0, 1, 2, 3, 6, 7, 8, 11, 12, 13, 14, 15) \end{cases}$$


$$\bar{y}_3 = \sum(4, 5, 9, 10)$$









Small-scale Integrated Circuit








7440
Dual 4-Input
NAND Buffer

CMOS Multiplexer




TOP VIEW




Truth Table

INPUT STATES				“ON” CHANNELS		
INHIBIT	C	B	A	CD4051B	CD4052B	CD4053B
0	0	0	0	0	0X, 0Y	cx, bx, ax
0	0	0	1	1	1X, 1Y	cx, bx, ay
0	0	1	0	2	2X, 2Y	cx, by, ax
0	0	1	1	3	3X, 3Y	cx, by, ay
0	1	0	0	4	cy, bx, ax	
0	1	0	1	5	cy, bx, ay	
0	1	1	0	6	cy, by, ax	
0	1	1	1	7	cy, by, ay	
1	*	*	*	NONE	NONE	NONE

CMOS OR Gate



Application Specific Integrated Circuits



PLD – Programmable Logic Device

PLA – Programmable Logic Array

PAL – Programmable Array Logic

GAL – Generic Array Logic


PGA – Programmable Gate Array

FPGA – Field Programmable Gate Array


PLD – Programmable Logic Device

EPLD – Erasable PLD (UV light)


EEPLD – Electrically Erasable PLD



PLA:
4 inputs
3 outputs
6
products



Programming:
burning the initially
present fusible links



$$\begin{cases} y_0 = \sum(3, 6, 7, 10, 11, 12, 13) \\ y_1 = \sum(3, 6, 7, 11, 15) \\ y_2 = \sum(0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 14) \end{cases}$$

$$\begin{cases} y_0 = \bar{x}_3x_2x_1 + \bar{x}_3x_1x_0 + x_3x_2\bar{x}_1 + x_3\bar{x}_2x_1 \\ y_1 = \bar{x}_3x_2x_1 + x_1x_0 \\ \bar{y}_2 = \bar{x}_3x_2x_1 + x_2x_0 \end{cases}$$

x_1x_0	00	01	11	10
x_3x_2	00	0 0	1	0
	01	0 0	1	1
	11	1 1	0	0
	10	0 0	1	1

y_0


x_1x_0	00	01	11	10
x_3x_2	00	0 0	1	0
	01	0 0	1	1
	11	0 0	1	0
	10	0 0	1	0


y_1

x_1x_0	00	01	11	10
x_3x_2	00	1 1	1 1	1 1
	01	1 0	0 0	0 0
	11	1 0	0 0	1 1
	10	1 1	1 1	1 1


x_1x_0	00	01	11	10
x_3x_2	00	0 0	0 0	0 0
	01	0 1	1 1	1 1
	11	1 1	1 1	0 0
	10	0 0	0 0	0 0

Resulting PLA circuit diagram





PAL:
principle of
operation



PAL: real structure


- Fixex OR array
 - Bidirectional input-output pins (v_i , $i = 0, 1, 2$)
 - Three-state gates




Spartan-6 FPGA Logic Resources

Device	Logic Cells	Total Slices	SLICEMs	SLICELs	SLICEXs	Number of 6-Input LUTs	Maximum Distributed RAM (Kb)	Shift Registers (Kb)	Number of Flip-Flops
XC6SLX4	3,840	600	300	0	300	2,400	75	38	4,800
XC6SLX9	9,152	1,430	360	355	715	5,720	90	45	11,440
XC6SLX16	14,579	2,278	544	595	1,139	9,112	136	68	18,224
XC6SLX25	24,051	3,758	916	963	1,879	15,032	229	115	30,064
XC6SLX45	43,661	6,822	1,602	1,809	3,411	27,288	401	200	54,576
XC6SLX75	74,637	11,662	2,768	3,063	5,831	46,648	692	346	93,296
XC6SLX100	101,261	15,822	3,904	4,007	7,911	63,288	976	488	126,576
XC6SLX150	147,443	23,038	5,420	6,099	11,519	92,152	1,355	678	184,304
XC6SLX25T	24,051	3,758	916	963	1,879	15,032	229	115	30,064
XC6SLX45T	43,661	6,822	1,602	1,809	3,411	27,288	401	200	54,576
XC6SLX75T	74,637	11,662	2,768	3,063	5,831	46,648	692	346	93,296
XC6SLX100T	101,261	15,822	3,904	4,007	7,911	63,288	976	488	126,576
XC6SLX150T	147,443	23,038	5,420	6,099	11,519	92,152	1,355	678	184,304


Simplified Structure of LUT6



Simplified FPGA Slice



CLB Array and Interconnect Channels





LVDS DC Specifications, $V_{dd} = 2.5 \text{ V}$

DC Parameter	Conditions	MIN	TYP	MAX	Units
Output High Voltage for Q and \bar{Q}	$R_T = 100 \Omega$ across Q and \bar{Q} signals	-	1.38	1.6	V
Output Low Voltage for Q and \bar{Q}	$R_T = 100 \Omega$ across Q and \bar{Q} signals	0.90	1.03	-	V
Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High	$R_T = 100 \Omega$ across Q and \bar{Q} signals	250	350	450	mV
Output Common-Mode Voltage $(Q + \bar{Q}) / 2$	$R_T = 100 \Omega$ across Q and \bar{Q} signals	1.125	1.25	1.375	V
Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High	Common-mode input voltage = 1.25 V	100	350	-	mV
Input Common-Mode Voltage $(Q + \bar{Q}) / 2$	Differential input voltage = $\pm 350 \text{ mV}$	0.25	1.25	2.25	V

ROM


Example: BCD digit multiplier: $y_H \circ y_L = x_A * x_B$





$$\text{e.g. } 35_{10} = 5_{10} * 7_{10}$$

- BCD digits: $x_A, x_B \in \{0, \dots, 9\} \Rightarrow 4 \text{ bits}$
- BCD digits: $y_H, y_L \in \{0, \dots, 9\} \Rightarrow 4 \text{ bits}$
- $4 + 4$ address lines $\Rightarrow 2^8 = 256$ words of $4 + 4$ bits
- ROM size: 256×8 bits
- ROM size needed: $(10 * 10) \times 8$ bits $\Rightarrow 100 \times 8$ bits
- Real ROM size: 128×8 bits, but an address modifier is needed





WARSAW UNIVERSITY OF TECHNOLOGY
DEVELOPMENT PROGRAMME



HUMAN CAPITAL
HUMAN – BEST INVESTMENT!

EUROPEAN UNION
EUROPEAN
SOCIAL FUND



Project is co-financed by European Union within European Social Fund