
Friday, April 03, 2020

VERILOG

LATEST POST

TestBench For 4 Bit Right Shift Register In verilog Textfixture

HOME VHDL CODE VERILOG CODE VHDL VIDEOS VERILOG VIDEOS CONTACT US



ABOUT ME POPULAR POSTS Binary to Thermometer Code Conversion Using I and Else Block Verilog `timescale 1ns / 1ps . TestBench For 4 Bit Righ Shift Register In verilog Textfixture timescale 1ns / 1ps ... Verilog Implementation C bit Right Shift Register In Single Clock Pulse timescale 1ns / 1ps ... VHDL programming Language In Telugu VHDL programming Language In Hindi VHDL programming Language In Bengali **VHDL Programming** Language In English **Recommended Posts** Verilog Implementation Of 4 bit Right Shift Register In Single Clock Pulse TestBench For 4 Bit Right Shift Register In verilog Textfixture

always @ (b)

```
if(b==3'b000)
 t=7'b0000000;
else if(b==3'b001)
 t=7'b0000001;
else if(b==3'b010)
 t=7'b0000011;
else if(b==3'b011)
 t=7'b0000111;
else if(b==3'b100)
 t=7'b0001111;
else if(b==3'b101)
 t=7'b0011111;
else if(b==3'b110)
 t=7'b0111111;
 t=7'b1111111;
end
endmodule
Binary to Thermometer Code Conversion Using If and Else Block Verilog Test
Bench
```

```
`timescale 1ns / 1ps
// Company:
// Engineer: Manohar Mohanta
//
// Create Date: 07:43:23 08/10/2016
// Design Name: Btother
// Module Name: H:/Verilog/btother_tb.v
// Project Name: Verilog
// Target Device:
// Tool versions:
// Description:
// Verilog Test Fixture created by ISE for module: Btother
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module btother_tb;
// Inputs
reg [2:0] b;
```

ABOUT ME



G.Anitha View my complete profile

BLOG ARCHIVE

▼ 2016 (7)

▼ October (7)

TestBench For 4 Bit Right Shift Regis

Verilog Implementation Of 4 bit Right Shift Regist...

VHDL Programming Language In English

VHDL programming Language In Te VHDL programming Language In Bengali

VHDL programming Language In Hir Binary to Thermometer Code Conversion Using If and...

FACEBOOK

COMMENTS

Recommended Posts



Verilog Implementation Of 4 bit Right Shift Register In Single Clock Pulse



TestBench For 4 Bit Right Shift Register In verilog Textfixture



// Outputs

