



## **Parasitic Capacitance and Mismatch Flag Settings**

CMOS065 MOS Modeling Team  
2006, January 4th

**CONFIDENTIAL**

## Parasitic Capacitance and Mismatch flag settings

Modeling Issue	Simulation Condition	Methodology recommended by ALLIANCE
Parasitic Capacitances	Pre-Layout simulations	Default configuration or <b>LPE = 0</b> in the instance line
Parasitic Capacitances	Post-Layout simulations (VIACAP=YES)	<b>LPE = 1</b> in the instance line
Corner Modeling	Predefined Corners	« <b>mismatch_no</b> » library selected in the « mismatch.lib » file
Mismatch	Monte-Carlo Simulations (.MC in ELDO)	« <b>mismatch_corner</b> » library selected in the « mismatch.lib » file + <b>mismatch = 1</b> in the instance line

❑ Further information is available in the pdf files “mismatch.pdf” and “parasitic\_capacitances.pdf”.