### EE247 Lecture 12

- Data Converters
  - Data converter testing (continued)
    - Measuring DNL & INL (continued)
      - Servo-loop
      - Code density testing (histogram testing)
    - Dynamic tests
      - Spectral testing→ Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
        - Direct <u>Discrete Fourier Transform</u> (DFT) based measurements utilizing sinusoidal signals
        - · DFT measurements including windowing
    - Relationship between: DNL & SNR, INL & SFDR
    - Effective number of bits (ENOB)

EECS 247 Lecture 12:

Data Converters- Testing


© 2009 H. K. Page 1


# **Histogram Testing**

- Code boundary measurements are slow (covered last lecture)
  - Long testing time
- Histogram testing
  - Apply input with known pdf (e.g. ramp or sinusoid)
     & quantize
  - Measure output pdf
  - Derive INL and DNL from deviation of measured pdf from expected result


EECS 247 Lecture 12:


Data Converters- Testing






### A/D Histogram Test Using Ramp Signal Digital Output **Example: ADC** Input/Output ADC sampling rate: $f_s = 100 \text{kHz} \rightarrow T_s = 10 \mu \text{sec}$ 1LSB = 10mVFor 0.01LSB measurement resolution: Analog $\rightarrow n = 100 \text{ samples/code}$ input → Ramp duration per code: = $100x10\mu sec=1msec$ $n.T_s$ { Ramp → Ramp slope: 10mV/msec Time EECS 247 Lecture 12: Data Converters- Testing © 2009 H. K. Page 5








# Example: 3 Bit ADC DNL Extracted from Histogram

- Remove "Over-range bins" (0 and full-scale)
- 2- Compute average count/bin (600/6=100 in this case)




EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 9

# Example: 3 Bit ADC Process of Extracting from Histogram

- 3- Normalize:
- Divide histogram by average count/bin
  - → ideal bins have exactly the average count, which, after normalization, would be 1
  - → Non-ideal bins would have a normalized value greater of smaller than 1




EECS 247 Lecture 12:

Data Converters- Testing

# Example: 3 Bit ADC DNL Extracted from Histogram

- 4- Subtract *I* from the normalized code count
- 5- Result → DNL (+-0.4LSB in this case)



EECS 247 Lecture 12:


Data Converters- Testing

© 2009 H. K. Page 11

# Example: 3-Bit ADC Static Characteristics Extracted from Histogram


- DNL histogram → used to reconstruct the exact converter characteristic (having measured only the histogram)
- Width of all codes derived from measured DNL (Code=DNL + 1LSB)
- INL 

  (deviation from a straight line through the end points)- is found



EECS 247 Lecture 12:

Data Converters- Testing



# Measuring DNL

- Ramp speed is adjusted to provide large number of output/code - e.g. an average of 100 outputs of each ADC code (for 1/100 LSB resolution)
- Ramp test can be quite slow for high resolution ADCs
- Example:

16bit ADC & 100conversions/code @100kHz sampling rate


 $\frac{(2^{16} \text{ or } 65,536 \text{ codes})(100 \text{ conversions/code})}{100,000 \text{ conversions/sec}} = 65.6 \text{ sec}$ 

EECS 247 Lecture 12:

Data Converters- Testing


# ADC Histogram Testing Sinusoidal Inputs

- Ramp signal generators linear to only 8 to10bits & thus only good for testing ADCs <10bit res.
  - → Need to find input signal with better purity for testing higher res. ADCs
- Solution:
  - →Use sinusoidal test signal (may need to filter out harmonics)
- Problem: Ideal ADC histogram not flat but has "bath-tub shape"



EECS 247 Lecture 12:

Data Converters- Testing



# Histogram Testing Correction for Sinusoidal PDF

- References:
  - [1] M. V. Bossche, J. Schoukens, and J. Renneboog, "Dynamic Testing and Diagnostics of A/D Converters," IEEE Transactions on Circuits and Systems, vol. CAS-33, no. 8, Aug. 1986.
  - [2] IEEE Standard 1057
- Is it necessary to know the exact amplitude and offset of sinusoidal input? No!

EECS 247 Lecture 12:

Data Converters- Testing


© 2009 H. K. Page 17


### **DNL/INL Extraction Matlab Program**

```
% transition levels found by:
% input y contains the ADC output % linearized histogram
% vector obtained from quantizing a
    hlin = T(2:end) - T(1:end-1);
% sinusoid
                                  % truncate at least first and last
% Boris Murmann, Aug 2002
                                 % bin, more if input did not clip ADC
% Bernhard Boser, Sept 2002
                                 hlin trunc = hlin(1+trunc:end-trunc);
% histogram boundaries
minbin=min(y);
                                  % calculate 1sb size and dnl
maxbin=max(v):
                                 lsb= sum(hlin_trunc) / (length(hlin_trunc));
% histogram
                                  dnl= [0 hlin_trunc/lsb-1];
h = hist(y, minbin:maxbin);
                                  misscodes = length(find(dn1<-0.99));
% cumulative histogram
                                  % calculate inl
ch = cumsum(h);
                                  inl = cumsum(dnl).
```

EECS 247 Lecture 12:


Data Converters- Testing





# **Histogram Testing Limitations**

- The histogram (as any ADC test, of course) characterizes one particular converter. Test many devices to get valid statistics.
- Histogram testing assumes monotonicity E.g. "code flips" will not be detected.



- Dynamic sparkle codes produce only minor DNL/INL errors
   E.g. 123, 123, ..., 123, <u>0</u>, 124, 124, ... → look at ADC output to detect
- Noise not detected & averaged out
   E.g. 9, 9, 9, 10, 9, 9, 10, 9, 10, 10, 10, ...

Ref: B. Ginetti and P. Jespers, "Reliability of Code Density Test for High Resolution ADCs," Electron. Lett., vol. 27, pp. 2231-3, Nov. 1991.


EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 21

### Example: Hiding Problems in the Noise

- INL → 5 missing codes
- DNL "smeared out" by noise!
- Always look at both DNL/INL
- INL usually does not lie...



[Source: David Robertson, Analog Devices]

EECS 247 Lecture 12:

Data Converters- Testing

# Why Additional Tests/Metrics?

- Static testing does not tell the full story
  - E.g. no info about "noise" or high frequency effects
- Frequency dependence (f<sub>s</sub> and f<sub>in</sub>)?
  - In principle we can vary  $\mathbf{f}_{\mathrm{s}}$  and  $\mathbf{f}_{\mathrm{in}}$  when performing histogram tests
  - Result of such sweeps is usually not very useful
  - Hard to separate error sources, ambiguity
  - Typically we use f<sub>s</sub>=f<sub>sNOM</sub> and f<sub>in</sub> << f<sub>s</sub>/2 for histogram tests
- For additional info regarding higher frequency operation → Spectral testing

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 23

### **DAC Spectural Test or Simulation**

Device Under Test

(DUT)


Sinusoid
Signal
Generator

Clock
Generator

- Input sinusoid → Need to have significantly better purity compared to DAC linearity
- Spectrum analyzer need to have better linearity than DUT

EECS 247 Lecture 12:

Data Converters- Testing




# Direct ADC Spectral Test via DAC Device Under Test (DUT) Signal Vin ADC DAC Vout Spectrum Analyzer Clock Generator Need DAC with much better performance compared to ADC under test Beware of DAC output sinx/x frequency shaping Good way to "get started"... EECS 247 Lecture 12: Data Converters- Testing © 2009 H. K. Page 26


### **Direct ADC-DAC Test** Device Under Test (DUT) Bandpass Signal Notch ADC DAC Generator Filter Lowpass Filter Clock Spectrum Generator Analyzer · Issues to beware of: - Linearity of the signal generator output has to be much better than ADC linearity - Spectrum analyzer nonlinearities → May need to build/purchase filters to address one or both above problems - Clock generator signal jitter

Data Converters- Testing

EECS 247 Lecture 12:



# ADC Spectral Test via Data Acquisition Sytem




EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 29

# Analyzing ADC Outputs via <a href="Discrete Fourier Transform">Discrete Fourier Transform</a> (DFT)



- · Sinusoidal waveform has all its power at one single frequency
- An ideal, infinite resolution ADC would preserve ideal, single tone spectrum
- · DFT used as a vehicle to reveal ADC deviations from ideality

EECS 247 Lecture 12:

Data Converters- Testing

# <u>D</u>iscrete <u>F</u>ourier <u>T</u>ransform (DFT) Properties

- DFT of N samples spaced  $T_s = 1/f_s$  seconds:
  - -N frequency bins from DC to  $f_s$
  - Num of bins → N & each bin has width=  $f_s/N$
  - Bin # m represents frequencies at  $m * f_s / N$  [Hz]
- DFT frequency resolution:
  - Proportional to  $f_s/N$  in [Hz/bin]
- DFT with  $N = 2^k$  ( k is an integer) can be found using a computationally more efficient algorithm named:
  - FFT → Fast Fourier Transform


EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 31

### **DFT Magnitude Plots**

• Because magnitudes of DFT bins  $(A_m)$  are symmetric around  $f_S/2$ , it is redundant to plot  $|A_m|$ 's for m>N/2




• Usually magnitudes are plotted on a log scale normalized so that a full scale sinusoidal waveform with rms value  $a_{FS}$  yields a peak bin of 0dBFS:

$$/A_{m}/[dBFS] = 20 \log_{10} \frac{/A_{m}/}{a_{FS}.N/2}$$

EECS 247 Lecture 12:


Data Converters- Testing



### "Another" Example ... Signal Amplitude Even though the input signal is a pure sinusoidal waveform note that the DFT results does not look like x 10-5 Time the spectrum of a sinusoid ... Seems that the signal is distributed among several bins 0.1 0.2 0.3 0.4 0.5 Frequency $[f/f_s]$ Data Converters- Testing EECS 247 Lecture 12: © 2009 H. K. Page 34

# **DFT Periodicity**

- The DFT implicitly assumes that time sample blocks repeat every N samples
- With a non-integer number of signal periods within the observation window, the input yields significant amplitude/phase discontinuity at the block boundary
- This energy spreads into other frequency bins as "spectral leakage"
- Spectral leakage can be eliminated by either
  - Choice of integer number of sinusoids in each block
  - 2. Windowing



EECS 247 Lecture 12:

Data Converters- Testing


© 2009 H. K. Page 35


# Frequency Spectrum Integer # of Cycles versus Non-Integer # of Cycles Integer number of cycles

# Choice of Number of Cycles & Number of Samples

To overcome frequency spectrum leakage problem:

- Number of Cycles→ integer
- N/cycles = f<sub>x</sub> / f<sub>x</sub>
   → non-integer (choose prime # of cycles)
   otherwise quant. noise → periodic and non-random
- Preferable to have N: → power of 2 (FFT instead of DFT)





EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 37

# **Example: Integer Number of Cycles**


```
fs = 1e6;
% Number of cycles in test
cycles = 67;

%Make N/cycles non-
integer!
accomplished by choosing
cycles >> prime #

%N=power of 2 speeds up
analysis

N = 2^10;
%signal frequency
fx = fs*cycles/N
y = Afs * cos(2*pi*fx*t);
```

s = 20 \* log10(abs(fft(y)/N/Afs\*2));




Notice: Range of test signals limited to  $[(cycles)x f_s/N]$ 

EECS 247 Lecture 12:

Data Converters- Testing

# **Example: Integer Number of Cycles**

- Fundamental falls into a single DFT bin
- Noise (this example numerical quantization noise) occupies all other bins
- "integer number of cycles" constrains signal frequency  $f_x$
- Alternative: windowing →



EECS 247 Lecture 12:

Data Converters- Testing


© 2009 H. K. Page 39


# Windowing

- Spectral leakage can be attenuated by "windowing" time samples prior to the DFT
  - Windows taper smoothly down to zero at the beginning and the end of the observation window
  - Time samples are multiplied by window coefficients on a sample-by-sample basis
    - → Convolution in frequency domain
- · Large number choices of various windows
  - Tradeoff: attenuation versus fundamental signal spreading to number of adjacent bins
- Window examples: Nuttall versus Hann

EECS 247 Lecture 12:

Data Converters- Testing





- Time samples are multiplied by window coefficients on a sample-by-sample basis
- Multiplication in the time domain → convolution in the frequency domain


EECS 247 Lecture 12:


Data Converters- Testing

© 2009 H. K. Page 41

# Windowed Data

- Signal before windowing
- Time samples are multiplied by window coefficients on a sampleby-sample basis
- · Signal after windowing
  - Windowing removes the discontinuity at block boundaries






EECS 247 Lecture 12:

Data Converters- Testing

# **Nuttall Window DFT**

- · Only first 20 bins shown
- Response attenuated by -120dB for bins > 5
- Lots of windows to choose from (go by name of inventor-Blackman, Harris, Nutall...)
- Various window trade-off attenuation versus width (smearing of sinusoids)




EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 43


# DFT of Windowed Signal Spectrum Before/After Windowing


- Windowing results in ~ 100dB attenuation of sidelobes
- Signal energy "smeared" over several (approximately 10) bins



EECS 247 Lecture 12:

Data Converters- Testing





EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 45

# Integer Cycles versus Windowing

### Integer number of cycles

- Signal energy for a single sinusoid falls into single DFT bin
- Requires careful choice of f<sub>x</sub>
- Ideal for simulations
- Measurements  $\rightarrow$  need to lock  $f_x$  to  $f_s$  (PLL)- not always possible

### Windowing

- No restrictions on f<sub>x</sub> → no need to have the signal locked to f<sub>x</sub> → Good for measurements w/o having the capability to lock f<sub>x</sub> to f<sub>s</sub> or cases where input is not periodic
- Signal energy and its harmonics distributed over several DFT bins handle smeared-out harmonics with care!
- Requires more samples for a given accuracy
- Note that no windowing is equal to windowing with a rectangular window!

EECS 247 Lecture 12:

Data Converters- Testing

# **Example: ADC Spectral Testing**

- · ADC with B bits
- Full scale input =2

```
B = 10;
delta = 2/2^B;
y = cos(2*pi*fx/fs*[0:N-1]);
y=round(y/delta)*delta;
s = abs(fft(y)/N*2);
f = (0:length(s)-1) / N;
```


EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 47

# **ADC Output Spectrum**

- Input signal bin:
  - Bx @ bin #  $(N * f_x/f_s + I)$  (Matlab arrays start at 1)
  - A<sub>signal</sub> = 0dBFS
- What is the SNR?



EECS 247 Lecture 12:


Data Converters- Testing

## Simulated ADC Output Spectrum

· Noise bins: all except signal bin

```
bx = N*fx/fs + 1;
As = 20*log10(s(bx))
%set signal bin to 0
s(bx) = 0;
An = 10*log10(sum(s.^2))
SNR = As - An
```

- Matlab→SNR = 62dB (10 bits)
- Computed SQNR = 6.02xN+1.76dB=61.96dB



Note: In a real circuit including thermal/flicker noise  $\rightarrow$  the measured total noise is the sum of quantization & noise associated with the circuit

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 49

## Why is Noise Floor Not @ -62dB?

- DFT bins act like an analog spectrum analyzer with bandwidth per bin of f<sub>s</sub>/N
- Assuming noise is uniformly distributed, noise per bin: (Total noise)/N/2
- →The DFT noise floor wrt total noise:
- $-10log_{10}(N/2)$  [dB] below the actual noise floor
- For N=2048:
  - $-10\log_{10}(N/2) = -30 [dB]$

N=2048
N=2048
N=2048
Solution 
N=2048
N=2048
N=2048
Solution 
N=2048
N=2048
N=2048
Solution 
N=2048
N=2048

EECS 247 Lecture 12:

Data Converters- Testing

# **DFT Plot Annotation**

- Need to annotate DFT plot such that actual noise floor can be readily computed by one of these 3 ways:
  - 1. Specify how many DFT points (N) are used
  - 2. Shift DFT noise floor by  $10\log_{10}(N/2)$  [dB]
  - Normalize to "noise power in 1Hz bandwidth" then noise is in the form of power spectral density


EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 51

# Example 10Bit ADC FFT

- After re-design and re-fab.
   Same test performed:
   (f<sub>x</sub> = f<sub>s</sub> / 16)
- The quantization noise is not a major error: SDR = 74dB
- SNR = 56.1dB
   This corresponds to
   Gaussian thermal noise
   with variance Δ/2 at the
   converter input ... a
   reasonable design choice




EECS 247 Lecture 12:

Data Converters- Testing

# Example: 10Bit ADC FFT

- For a real 10bit ADC spectral test results:
- SNR=55.9dB
- A 3<sup>rd</sup> harmonic is barely visible
- Is better view of distortion component possible?




EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 53

# Example: 10Bit ADC FFT

- Increasing N, the number of samples (and hence the measurement or simulation time) distributes the noise over larger # of bins
- Larger # of bins → less noise power per bin (total noise stays constant)
- Note the 3<sup>rd</sup> harmonic is clearly visible when N is increased




EECS 247 Lecture 12:

Data Converters- Testing

# Spectral Performance Metrics ADC Including Non-Idealities

- Signal S
- DC
- · Distortion D
- · Noise N
- · Ideal ADC adds:
  - Quantization noise
- Real ADC typically adds:
  - Thermal and flicker noise
  - Harmonic distortion associated with circuit nonlinearities




EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 55

# ADC Spectral Performance Metrics SNR

- Signal S
- DC
- Distortion D
- Noise N
- Signal-to-noise ratio SNR = 10log[(Signal Power) / (Noise Power)]
- In Matlab: Noise power includes power associated with all bins except:
  - DC
  - Signal
  - Signal harmonics



EECS 247 Lecture 12:

Data Converters- Testing

# ADC Spectral Performance Metrics SDR & SNDR & SFDR


• SDR→ Signal-to-distortion ratio = 10log[(Signal Power) /

(Total Distortion Power)]

- SNDR→ Signal-to-(noise+distortion) = 10log[S / (N+D)]
- SFDR→ Spurious-free dynamic range
  - = 10log[(Signal)/

(Largest Harmonic)]

→ Typically SFDR > SDR



EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 57

# Harmonic Components

- At multiples of f<sub>x</sub>
- · Aliasing:

$$- f_{signal} = f_x = 0.18 f_s$$

$$- f_2 = 2 f_0 = 0.36 f_s$$


- 
$$f_3 = 3 f_0 = 0.54 f_s$$
  
 $\rightarrow 0.46 f_s$ 

$$- f_4 = 4 f_0 = 0.72 f_s$$

$$\rightarrow$$
 0.28 f<sub>s</sub>


- 
$$f_5 = 5 f_0 = 0.90 f_s$$
  
→ 0.10  $f_s$ 


- 
$$f_6 = 6 f_0 = 1.08 f_s$$
  
 $\rightarrow 0.08 f_s$ 



EECS 247 Lecture 12:

Data Converters- Testing





# Relationship INL & SFDR/SNDR


- Nature of harmonics depend on "shape" of INL curve
- Rule of Thumb: SFDR ≈ 20log(2<sup>B</sup>/INL)
   E.g. 1LSB INL, 10b→ SFDR≈60dB
- Beware, this is of course only true under the same conditions at which the INL was taken, i.e. typically low input signal frequency

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 61

# SNR Degradation due to DNL



- Uniform quantization error pdf was assumed for ideal quantizer over the range of: +/-  $\Delta$ /2
- Let's now add uniform DNL over +/- Δ/2 and repeat math...
  - Joint pdf for two uniform pdfs → Triangular shape

EECS 247 Lecture 12:

Data Converters- Testing

# SNR Degradation due to DNL

• To find total noise → Integrate triangular pdf:

$$\overline{e^2} = 2 \int_0^{+\Delta} (1 - e) \frac{e^2}{\Delta} de = \frac{\Delta^2}{6}$$
  $\Rightarrow SNR = 6.02 \cdot N - 1.25 \text{ [dB]}$ 

• Compare to ideal quantizer:

$$\overline{e^2} = \int_{-\Lambda/2}^{+\Delta/2} \frac{e^2}{\Delta} de = \frac{\Delta^2}{12}$$
  $\Rightarrow SNR = 6.02 \cdot N + 1.76 \text{ [dB]}$ 

→Error associated with DNL reduces overall SNR

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 63

# SNR Degradation due to DNL

- · More general case:
  - Uniform quantization error ±0.5∆
  - Uniform DNL error ± DNL [LSB]
  - Convolution yields trapezoid shaped joint pdf
  - SQNR becomes:


$$SQNR = \frac{\frac{1}{2} \left(\frac{2^N \Delta}{2}\right)^2}{\frac{\Delta^2}{12} + \frac{DNL^2}{3}}$$

EECS 247 Lecture 12:

Data Converters- Testing

# SNR Degradation due to DNL

• Degradation in dB:  $SQNR\_\deg = 1.76-10\log \left[\frac{\frac{1}{8}}{\frac{1}{12} + \frac{DNL^2}{3}}\right] \iff \text{Valid only for cases where with no missing codes}$ 



EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 65

# Summary INL & SFDR - DNL & SNR

### **INL & SFDR**

- Type of distortion depends on "shape" of INL
- · Rule of Thumb:

$$SFDR \cong 20 \log(2^B/INL)$$

– E.g. 1LSB INL, 10b→ SFDR≅60dB

### **DNL & SNR**

Assumptions:


- DNL pdf →uniform
- · No missing codes

$$SQNR = \frac{\frac{1}{2} \left(\frac{2^N \Delta}{2}\right)^2}{\frac{\Delta^2}{12} + \frac{DNL^2}{3}}$$

EECS 247 Lecture 12:

Data Converters- Testing





- DNL distribution of 12-bit ADC test chip
- · Not quite uniform...

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 67

# Effective Number of Bits (ENOB)

- Is a 12-Bit converter with 68dB SNDR really a 12-Bit converter?
- Effective Number of Bits (ENOB)→ # of bit of an ideal ADC with the same SQNR as the SNDR of the nonideal ADC

$$ENOB = \frac{SNDR - 1.76\text{dB}}{6.02\text{dB}}$$

$$=\frac{68-1.76}{6.02}=11.0$$
Bits

→ Above ADC is a 12bit ADC with ENOB=11bits

EECS 247 Lecture 12:

Data Converters- Testing


# **ENOB**

- At best, we get "ideal" ENOB only for negligible thermal noise, DNL, INL
- Low noise design is costly → 4x penalty in power per (ENOB-) bit or 6dB extra SNDR
- Rule of thumb for good performance /power tradeoff: ENOB < N-1</li>

EECS 247 Lecture 12:

Data Converters- Testing

© 2009 H. K. Page 69



R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J. on Selected Areas in Communications*, pp. 539-50, April 1999

EECS 247 Lecture 12:

Data Converters- Testing