

**Assignment 5: 6-bit Segmented Current-Mode DAC Simulation and Design****Objectives**

- To simulate the operation and the static and dynamic non-idealities of a CMOS Current-Mode DAC using a state-of-the art design kit and 65-nm CMOS technology.
- To design an 6-bit segmented Current-Mode DAC at transistor level using Cadence Analog Artist.

**1. Preparation:**

Study Chapters 16 in the textbook, the associated course slides, and read reference [1].

You will use Cadence Analog Artist with the cmos65nm design kit, the *svt* GP MOSFETs with 60nm gate length and finger width,  $W_p$  of 1um for the switch, the 2.5V MOSFETs with 0.25um gate length and 4um finger width for the p-MOSFET current sources, and the unsalicyded p-poly resistors from the *cmos065* library in all simulations. Use a unit resistor width  $W$  between 1 and 2 um. The supply voltage is  $V_{DD} = 2.5$  V.  $V_{bias} = 0.5$  V. The maximum voltage on any of the GP MOSFETs should not exceed 1.2 V.  $V_{REF} = 256$  mV.

**2. 6-bit binary-weighted current-mode DAC (10 points)**

Consider the positive supply, single-ended CMOS current-mode DAC in *Fig.1*. The op-amp is ideal, from the *ahdlLib*, with a gain of 100, infinite bandwidth, and infinite linearity. Add individual *vpulse* sources to drive each switch. The *vpulse* sources have  $V_{low} = 0.1$  V,  $V_{high} = 0.9$  V, 50% duty cycle, a DC level of 0.5 V, and 5ps rise and fall times. The full scale value of  $V_{out}$  is 256 mV.

The circuit diagram shows a 1-bit DAC. It features an operational amplifier (op-amp) with its non-inverting input (+) connected to a reference voltage  $V_{ref}$  and its inverting input (-) connected to the output node  $V_{out}$ . The op-amp's output is connected to the gate of a PMOS transistor  $Q_4$ . The source of  $Q_4$  is connected to  $V_{bias}$ , and its drain is connected to the gates of two NMOS transistors,  $Q_1$  and  $Q_2$ . The gates of  $Q_1$  and  $Q_2$  are also connected to  $V_{bias}$ . The source of  $Q_1$  is connected to ground through a resistor  $R_{ref}$ , and the source of  $Q_2$  is connected to ground through a  $50\ \Omega$  resistor. The output node  $V_{out}$  is the common drain connection of  $Q_1$  and  $Q_2$ . The circuit is biased by  $V_{bias}$  and the reference voltage  $V_{ref}$ .

Fig.1 CMOS Current-Mode DAC schematic.

**b)** Simulate the INL and DNL at 65 C in the nominal process corner using 50 statistical simulations for resistors and transistors. The setup for Monte-Carlo statistical simulation including both process variation and local device mismatch is shown in Fig. 2. **(2 points).**

c) Simulate and plot the **SDR** and **ENOB** as a function of frequency when generating a full scale output sinusoid at 100 MHz, 1.1 GHz, 2.1 GHz, and 4.9 GHz at a sampling rate of 10 GS/s and 15 GS/s. What is the effective resolution bandwidth at each sampling frequency? You will need the ideal 8-bit ADC from the *ahdLib* to generate the binary codes for the sinusoidal signals and activate only the first 6 MSBs (**3 points**).

$$N_{\text{eff}} = \frac{\text{SNDR} - 1.76 \text{ dB}}{6.02}$$




Fig.2 Setup for Monte-Carlo mismatch and process variation simulations.

**3. 6-bit Segmented Current-Mode DAC (10 points)**

**a)** Design a fully differential, segmented version of the DAC in **2)** above using the target specification in **Table 1**. Provide the full schematic, the hand design equations, the DC operating points, and the dimensions of all transistors and resistors, as above. You may use reference [1], which was implemented in the same 65nm CMOS process, as inspiration (**5 points**).

**b)** Simulate the static INL and DNL at 65 C in the nominal process corner using 50 statistical simulations for resistors and transistors. Explain why and how has it changed compared to that of the binary-weighted DAC in **2)** above? (**2 points**).

**c)** Simulate and plot the **SDR** and **ENOB** as a function of frequency when generating a full scale output sinusoid at 100 MHz, 1.1 GHz, 2.1 GHz, 3.1 GHz,  $f_s/3 + 100$  MHz, and  $f_s/2 - 100$  MHz. What is the effective resolution bandwidth? (**3 points**).

**Table 1**

Surname starts with	Segmented MSBs	$V_{out}$ full scale	Sampling rate, $f_s$
A, B, C, D	2	400	12 GS/s
E, F, G, H,	4	350	15 GS/s
I, J, K, L	3	200	18 GS/s
M, N, O, P	2	250	18 GS/s
Q, R, S, T	3	200	15 GS/s
U, V, X, Y, Z	4	250	15 GS/s

[1] Y. Greshishchev et al., IEEE ISSCC, Feb. 2011.