PROCESS	DRM REVISION	DK REVISION	ELDO VERSION
DIGITAL CMOS065	D	4.2.1	AMS 2005.2.p0274

✓ Maturity Definition

Maturity	Definition	Model revision format
Tentative (mat 5)	Prediction models based on early silicon results, TCAD simulation and previous technology models	0.0x
Preliminary (mat 10)	Based silicon model representative of mat 10 technology	0.x
Pre-production (mat 20)	Based silicon model representative of mat 20 technology	1.x
Production (mat 30)	Based silicon model representative of mat 30 technology	2.x

✓ Common Files

Common Files	Revision	Previous revision in DK4.2
common_active_cd.lib	0.1	0.1
common_active_res.lib	0.1	0.1
common_poly_cd.lib	0.2	0.2
common_poly_res.lib	0.2	0.2
common_go1.lib	0.1	0.1
common_go2.lib	0.1	0.1
common_be.lib	0.1	0.1
common_well.lib	0.1	0.1

✓ GP SVT MOS Transistors

									МОГ	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nsvtgp	nsvtgp		.subckt MOS Model													GPmos_bsim4_svt.pdf	
NMOS SVT					_												RPO.pdf	
	nsvtgprpo	nsvtgprpo		MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances													Mechanical_Stress.pdf	
	psvtgp	psvtgp		.subckt MOS Model]	.,		. 1		. 1	. 1						GuidelinesDK_NBTI_H CI.pdf	/
			BSIM4.4		0.12_st1	1		V	\ \frac{1}{2}	V	V	√			0.11.a_st1	ngcon activated	mismatch.pdf	06/2006
PMOS SVT	psvtgprpo	psvtgprpo		MOS unsilicided: .subckt MOS Model										0.1			parasitic_capacitances. pdf	
	F - 1.9F - F -	F - 1 - 3 F - F - 5		+ Rgate+ External S/D resistances													flag_settings.pdf	
																	UserCorner_model.pdf	

✓ GP HVT MOS Transistors

									МО	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nhvtgp	nhvtgp		.subckt MOS Model													GPmos_bsim4_hvt.pdf	
NMOS HVT	nhvtgprpo	nhvtgprpo		MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances										-			RPO.pdf Mechanical_Stress.pdf	
	phvtgp	phvtgp		.subckt MOS Model				,	,		,	,				bugfix on STI stress	GuidelinesDK_NBTI_H CI.pdf	
PMOS HVT	phvtgprpo	phvtgprpo	BSIM4.4	MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances	0.12_st1	V		V	V	V	V	V		0.1	0.11.a_st1	model + ngcon activated	mismatch.pdf parasitic_capacitances. pdf flag_settings.pdf UserCorner_model.pdf	06/2006

✓ GP HVT MOS Transistors for Double Port SRAM cell

									MOE	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	edl	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	нсі	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS HVT PULL-DOWN	nhvtgppddp	nhvtgppddp															Mechanical_Stress.pdf mismatch.pdf	
NMOS HVT PASS_GATE	nhvtgppgdp	nhvtgppgdp	BSIM4.4	.subckt MOS Model	0.06.a_st1	√		√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$			-	0.06.a_st1	no change	parasitic_capacitances. pdf	05/2006
PMOS HVT PULL-UP	phvtgppudp	phvtgppudp												0.1			fllag_settings.pdf UserCorner_model.pdf	

✓ GP HVT MOS Transistors for Single Port SRAM cell (0.620 um²)

									MOE	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	lpe	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS HVT PULL-DOWN	nhvtgppdsp620	nhvtgppdsp620															Mechanical_Stress.pdf mismatch.pdf	
NMOS HVT PASS_GATE	nhvtgppgsp620	nhvtgppgsp620	BSIM4.4	.subckt MOS Model	0.06.a_st1	√		√	$\sqrt{}$		$\sqrt{}$			-	0.06.a_st1	no change	parasitic_capacitances. pdf	05/2006
PMOS HVT PULL-UP	phvtgppusp620	phvtgppusp620												0.1			fllag_settings.pdf UserCorner_model.pdf	

✓ LP HPA MOS TransistorsGP HVT MOS Transistors

									MOI	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS HPA	nhpap	nhpalp		.subckt MOS Model				-			-			-			LPmos_bsim4_hpa.pdf Mechanical_Stress.pdf GuidelinesDK_NBTI_H CI.pdf	
PMOS HPA	phpalp	phpalp	BSIM4.4	.subckt MOS Model	0.1.a	√ 		√	√ 	V	V	√ •			0.1.a	no change	mismatch.pdf parasitic_capacitances. pdf flag_settings.pdf UserCorner_model.pdf	05/2006

✓ LP LVT MOS Transistors

									MOI	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS LVT	nlvtlp	nlvtlp		.subckt MOS Model							,			-			LPmos_bsim4_lvt.pdf Mechanical_Stress.pdf GuidelinesDK_NBTI_H CI.pdf	
PMOS LVT	plvtlp	plvtlp	BSIM4.4	.subckt MOS Model	0.9.d_st1	√ 		√ 	V	1	V	√ √		0.1	0.9.d_st1	no change	mismatch.pdf parasitic_capacitances. pdf flag_settings.pdf UserCorner_model.pdf	05/2006

✓ LP SVT MOS Transistors

									MOE	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	lpe	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nsvtlp	nsvtlp		.subckt MOS Model													LPmos_bsim4_svt.pdf	
NMOS SVT	nsvtlprpo	nsvtlprpo		MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances										-			RPO.pdf Mechanical_Stress.pdf	
	psvtlp	psvtlp		.subckt MOS Model				,	,	,	,	,					GuidelinesDK_NBTI_H CI.pdf	
PMOS SVT	psvtlprpo	psvtlprpo	BSIM4.4	MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances	1.1.d_st1	√ 		√	V	V	V	√ ~		0.1	1.1.d_st1	no change	mismatch.pdf parasitic_capacitances. pdf flag_settings.pdf UserCorner_model.pdf	05/2006

✓ LP HVT MOS Transistors

									MOE	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nhvtlp	nhvtlp		.subckt MOS Model													LPmos_bsim4_svt.pdf	
NMOS HVT	nhvtlprpo	nhvtlprpo		MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances	-									-			RPO.pdf Mechanical_Stress.pdf	
	phvtlp	phvtlp		.subckt MOS Model				,	,	,	,	,					GuidelinesDK_NBTI_H Cl.pdf	
PMOS HVT	phvtlprpo	phvtlprpo	BSIM4.4	MOS unsilicided: .subckt MOS Model + Rgate+ External S/D resistances	1.1.d_st1	V		√	V	V	V	√		0.1	1.1.d_st1	no change	mismatch.pdf parasitic_capacitances. pdf flag_settings.pdf UserCorner_model.pdf	05/2006

✓ LP SVT and HVT MOS Transistors for Single Port SRAM cell (0.525 um²)

									MOE	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ədı	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	ILBN	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS SVT PULL-DOWN	nsvtlppdsp	nsvtlppdsp																
NMOS SVT PASS_GATE	nsvtlppgsp	nsvtlppgsp															Mechanical_Stress.pdf mismatch.pdf	
PMOS SVT PULL-UP	psvtlppusp	psvtlppusp	BSIM4.4	.subckt MOS Model	0.22_st1	J.		V	V	\ \ \	ا			0.1	0.21 0.011	rrecentering (VTH+matching)	parasitic_capacitances.	06/2006
NMOS HVT PULL-DOWN	nhvtlppdsp	nhvtlppdsp	D3IIVI4.4		0.22_\$(1	٧		V	٧	V	V				0.21.a_st1	(VIH+matching)	fllag_settings.pdf	00/2006
NMOS HVT PASS_GATE	nhvtlppgsp	nhvtlppgsp												-			UserCorner_model.pdf	
PMOS HVT PULL-UP	phvtlppusp	phvtlppusp												0.1				

✓ LP SVT and HVT MOS Transistors for Single Port SRAM cell (0.620 um²)

									MOE	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	edi	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	ILBN	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS SVT PULL-DOWN	nsvtlppdsp620	nsvtlppdsp620																
NMOS SVT PASS_GATE	nsvtlppgsp620	nsvtlppgsp620															Mechanical_Stress.pdf mismatch.pdf	
PMOS SVT PULL-UP	psvtlppusp620	psvtlppusp620	BSIM4.4	.subckt MOS Model	0.22_st1	al.		V	V	\ \ \	ار			0.1	0.21 0.011	recentering (VTH+matching)	parasitic_capacitances.	06/2006
NMOS HVT PULL-DOWN	nhvtlppdsp620	nhvtlppdsp620	D3IIVI4.4		0.22_50	V		V	٧	V	V				0.21.a_st1	(VIH+matching)	fllag_settings.pdf	00/2006
NMOS HVT PASS_GATE	nhvtlppgsp620	nhvtlppgsp620												-			UserCorner_model.pdf	
PMOS HVT PULL-UP	phvtlppusp620	phvtlppusp620												0.1				

✓ LP SVT and HVT MOS Transistors for Double Port SRAM cell (0.97um²)

									MOI	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ədı	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	ILBN	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS SVT PULL-DOWN	nsvtlppddp	nsvtlppddp																
NMOS SVT PASS_GATE	nsvtlppgdp	nsvtlppgdp															Mechanical_Stress.pdf mismatch.pdf	
PMOS SVT PULL-UP	psvtlppudp	psvtlppudp	BSIM4.4	.subckt MOS Model	0.22. 244	V		J	V	1	2/			0.1	0.24 5.244	recentering	parasitic_capacitances. pdf	06/2006
NMOS HVT PULL-DOWN	nhvtlppddp	nhvtlppddp	5 BSIIVI4.4		0.22_st1	٧		V	V	V	\ \ \				0.21.a_st1	(VTH+matching)	fllag_settings.pdf UserCorner_model.pdf	06/2006
NMOS HVT PASS_GATE	nhvtlppgdp	nhvtlppgdp												-			OserComer_moder.pur	
PMOS HVT PULL-UP	phvtlppudp	phvtlppudp												0.1				

✓ Double Gate Oxide (50 Angst.) MOS Transistors

									МОГ	EL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	ed	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nsvt25	nsvt25		.SUBCKT MOS Model with Juncap model for S/D junction diodes													mos_bsim4_svt25.pdf RPO.pdf	
NMOS SVT 2V5	nsvt25rpo	nsvt25rpo		MOS unsilicided: .standard model + Rgate+ External S/D resistances										-			Mechanical_Stress.pdf	
	nsvt25rpo noldd	nsvt25rponoldd	BSIM4.4	MOS no-Idd unsilicided: .subckt MOS Model + Rgate+ External S/D resistances	0.1.f_st1	√		$\sqrt{}$	V	$\sqrt{}$	V	√			0.1.f_st1	no change	GuidelinesDK_NBTI_H CI.pdf mismatch.pdf	05/2006
	psvt25	psvt25		.subckt MOS Model with Juncap model for S/D junction diodes													parasitic_capacitances.	
PMOS SVT 2V5	psvt25rpo	psvt25rpo		MOS unsilicided: standard model + Rgate+ External S/D resistances										0.1			flag_settings.pdf UserCorner_model.pdf	

✓ Double Gate Oxide (50 Angst.) DriftMOS Transistors

									MOI	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	lpe	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NDRMOS2V	ndr25	ndr25	BSIM3 Version 3.24 + ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	0.02.a st2							V			0.02.a_st2		mos_bsim3_dr25.pdf	06/03/06
5	Hulzo	ndr25_leak	BSIM3 Version 3.24 + ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	0.02.a_3t2							V		-	0.02.a_st2		UserCorner_model.pdf	
NDRMOS2V 5 for OTP	ndr25otp	ndr25otp	BSIM4.4+ ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	0.1.c_st1			√	√	V	√				0.1.c_st1	no change	mismatch.pdf + flag_setting UserCorner_model.pdf	04/06
PDRMOS2V	pdr25	pdr25	BSIM3 Version 3.24 + ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	- 0.02.a_st2							V		0.1	0.02.a_st2		mos_bsim3_dr25.pdf	06/03/06
5	pui23	pdr25_leak	BSIM3 Version 3.24 + ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	0.02.4_512							V			0.02.a_st2		UserCorner_model.pdf	00/03/00

✓ Double Gate Oxide (50 Angst.) transistors for DRAM applications

									MOI	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	edI	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NMOS SVT- DRAM 2V5	nsvt25dram	nsvt25dram	BSIM4.2.1	.subckt MOS Model + Juncap model for S/D junction diodes + specific CGD capa	0.01.j			V	V	V	√			-	0.01.j	no change	mismatch.pdf + flag_setting UserCorner_model.pdf	05/06

✓ Double Gate Oxide (28 Angst.) MOS Transistors

									МОГ	DEL FEAT	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	lpe	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
	nsvt18	nsvt18		.subckt MOS Modell with Juncap model for S/D junction diodes													mos_bsim4_svt18.pdf RPO.pdf	
NMOS SVT	nsvt18rpo	nsvt18rpo		MOS unsilicided: standard model + Rgate+ External S/D resistances										_			Mechanical_Stress.pdf	
1V8	nsvt18rpo noldd	nsvt18rponoldd	BSIM4.2.1	MOS no-Idd unsilicided:subckt MOS Model with Juncap model + Rgate+ External S/D resistances	0.03.f_st1	√		$\sqrt{}$	√	√	$\sqrt{}$	V			0.03.f_st1	no change	GuidelinesDK_NBTI_H CI.pdf mismatch.pdf	05/2006
	psvt18	psvt18		.subckt MOS Model with Juncap model for S/D junction diodes													parasitic_capacitances. pdf	
PMOS SVT 1V8	psvt18rpo	psvt18rpo		MOS unsilicided: standard model + Rgate+ External S/D resistances													flag_settings.pdf UserCorner_model.pdf	

✓ Double Gate Oxide (28 Angst.) DriftMOS Transistors

									МО	DEL FEA	TURES							
DEVICES	DEVICE NAME IN OPUS	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	lpe	Well-proximity effect	pre-defined corners	User-corners	Statistical models (Global variation)	Mismatch (local varaition)	SOA	HCI	NBTI	Previous model revision in DK4.2	CHANGES VERSUS LAST DK DK4.2	DOCUMENTATIONS	LAST UPDATE
NDRMOS 1V8 for OTP	ndr18otp	ndr18otp	BSIM4.2.1+ ST solution	.subckt MOS Model + juncap diode models + specific CGD capa	0.01.b_st1			V	V	V	V			-	0.01.b_st1	no change	mismatch.pdf + flag_setting + UserCorner_model.pdf	05/06

✓ Diodes for thin Oxide MOS transistors

		MODEL	OTANDA DD					STATISTIC	MODELS				
DEVICES	DEVICE NAME IN OPUS	or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	LPE	PRE- DEFINED CORNER MODELS	PROCESS VARIATION (global variation)	MATCHING (local variation)	Previous model revision in DK4.2	CHANGES VERSUS LAST DK4.2	DOCUMENTATIONS	LAST UPDATE
GP SVT N+ / Pwell	dnsvtgp	dnsvtgp											
GP SVT P+ / Nwell	dpsvtgp	dpsvtgp											
GP HVT N+ / Pwell	dnhvtgp	dnhvtgp											
GP HVT P+ / Nwell	dphvtgp	dphvtgp											
LP LVT N+ / Pwell	dnlvtlp	dnlvtlp			0.00					0.00			00/0004
LP LVT P+ / Nwell	dplvtlp	dpl∨tlp			0.03					0.03			09/2004
LP SVT N+ / Pwell	dnsvtlp	dnsvtlp	juncap	Junction diode for thin Oxide MOS transistor			$\sqrt{}$				no change		
LP SVT P+ / Nwell	dpsvtlp	dpsvtlp											
LP HVT N+ / Pwell	dnhvtlp	dnhvtlp											
LP HVT P+ / Nwell	dphvtlp	dphvtlp											
Nwell / Psub	dnwps	dnwps											
Pwell / Niso	ddnwpw	ddnwpw			0.03a					0.03a			10/05/05
Niso / Psub	ddnwps	ddnwps			0.03					0.03			09/2004

✓ Diodes for double gate Oxide MOS transistors

		MODEL						STATISTIC	C MODELS				
DEVICES	DEVICE NAME IN OPUS	or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL REVISION	LPE	PRE- DEFINED CORNER MODELS	PROCESS VARIATION (global variation)	MATCHING (local variation)	Previous model revision in DK4.2	CHANGES VERSUS LAST DK4.2	DOCUMENTATIONS	LAST UPDATE
SVT25 N+ / Pwell	dnsvt25	dnsvt25		Junction diode for double gate Oxide (50 Angst.) MOS transistor	0.03					0.03			10/05/05
SVT25 P+ / Nwell	dpsvt25	dpsvt25	juncap	WOS translator	0.03		1			0.03	no abonco		10/03/03
SVT18 N+ / Pwell	dnsvt18	dnsvt18		Junction diode for double gate Oxide (28 Angst.)	0.01		V			0.01	no change		06/03/2006
SVT18 P+ / Nwell	dpsvt18	dpsvt18		MOS transistor	0.01					0.01			00/03/2006

✓ 2V5 and 1V8 Gated-Diodes

		MODEL	CTANDADD	COMMENTS			PRE-	STATISTIC	MODELS	Description			
DEVICES	DEVICE NAME IN OPUS	or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION		MODEL REVISION	LPE	DEFINED CORNER MODELS	PROCESS VARIATION (global variation)	MATCHING (local variation)	Previous model revision in DK4.2	CHANGES VERSUS LAST DK4.2	DOCUMENTATIONS	LAST UPDATE
N+ / Pwell 2V5 - 5.0 nm	dgnsvt25	dgnsvt25	BSIM4.4 +	Gated diode for I/O application	0.04.b					0.04.b	no change		05/2006
P+ / Nwell 2V5 - 5.0 nm	dgpsvt25	dgpsvt25	- juncap			1	\ \	\ \					
N+ / Pwell 1V8- 2.8 nm	dgnsvt18	dgnsvt18	BSIM4.2.1 +	Gated diode for I/O application	0.02.g	V	V	V		0.02.g	no change		05/2006
P+ / Nwell 1V8 - 2.8 nm	dgpsvt18	dgpsvt18	- juncap										

✓ Bipolar Transistors

		MODEL	STANDARD					STATISTIC	MODELS		Previous			
DEVICES	DEVICE NAME IN OPUS	or SUBCKT NAME IN MODEL LIBRARIES	MODEL CODE VERSION	COMMENTS	MODEL REVISION	DATA MATURITY	CORNER MODELS	PROCESS VARIATION	MATCHING	SOA LIMITS	model revision in DK4.2	CHANGES VERSUS LAST DK4.2	DOCUMENTATIONS	LAST UPDATE
N+ / Pwell / Niso bipolar - (E:5x5)	npniso25	npniso25		Band-Gap applications M1 : compact model										
P+ / Nwell / Psub vertical bipolar (E:5x5)	pnps25	pnps25	- ST_compact	Band-Gap applications M1 : compact model	0.11	Preliminary	yes	no	no	no	0.1	tnom specified		24/08/2005
N+ / Pwell / Niso bipolar - (E:2x2)	npniso4	npniso4	- 31_compact	Band-Gap applications M1 : compact model	0.11	Fremininary	yes	110	110	110	0.1	in model card		(Q513RDZ)
P+ / Nwell / Psub vertical bipolar (E:2x2)	pnps4	pnps4		Band-Gap applications M1 : compact model										

✓ Resistors

	DEVICE	MODEL or SUBCKT	STANDARD				STATISTI	C MODELS		Previous model	CHANGES		
DEVICES	NAME IN OPUS	NAME IN MODEL LIBRARIES	MODEL CODE VERSION	COMMENTS	MODEL REVISION	CORNER MODELS	PROCESS VARIATION	MATCHING	SOA	revision in DK4.1.2	VERSUS LAST DK 4.1.2	DOCUMENTATIONS	LAST UPDATE
N+ Poly silicided		rnpo		Silicide N+ Poly Resistor + flicker noise (ANALOG)	0.2					0.2	no abongo		
resistor	rnpo -	rnpo_acc		Silicide N+ Poly Resistor including flicker noise (ANALOG) + no-linearities	0.2					0.2	no change		
P+ OD non-silicided	rpodrpo -	rpodrpo		Unsilicided P+ Active Resistor + flicker noise (ANALOG)	0.2					0.2	no change		
resistor	Троагро	rpodrpo_acc		Unsilicided P+ Active Resistor including flicker noise (ANALOG) + no-linearities	0.2					0.2	-		
P+ Poly non-silicided	rnnorno	rpporpo		Unsilicided P+ Poly Resistor + flicker noise (ANALOG)	0.2					0.2	no change		
resistor	rpporpo	rpporpo_acc		Unsilicided P+ Poly Resistor including flicker noise (ANALOG) + no-linearities	0.2			yes		0.2	-		05/05/06
N+ Poly		rnporpo		Unsilicided N+ Poly Resistor + flicker noise (ANALOG)							no abongo		
non-silicided resistor	rnporpo	rnporpo_acc		Unsilicided N+ Poly Resistor including flicker noise (ANALOG) + no-linearities	0.2	yes	yes		no	0.2	no change	resistor_model.pdf	
		rhiporpo		Hipo Resistor + flicker noise (ANALOG)									
HIPO resistor (High Resistive Poly)	rhiporpo	rhiporpo_acc		Hipo Resistor including flicker noise (ANALOG) + no-linearities	0.02					0.02	no change		
M1 resistor	rm1	rm1		Metal 1 Resistor + Temperature no-linearity Effect									
Mx resistor	rmx	rmx		Metal x Resistor + Temperature no-linearity Effect	0.06					0.06	no change		05/05/06
Mz resistor	rmz	rmz		Metal z Resistor + Temperature no-linearity Effect	0.00			no		0.06			03/03/06
AP resistor	rap	rap		Alucap Resistor + Temperature no-linearity Effect									
N+ Poly resistor	rnpoi	rnpoi		N+ poly silicided intrinsic resistor	0.05					0.05	no change		05/05/06
P+ Poly resistor	rppoi	rppoi		P+ poly silicided intrinsic resistor									03/03/06



✓ Poly Capacitors

	DEMOE	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD	COMMENTS	моры	0001150	STATISTIC MODELS		SOA	Previous model	CHANGES		
DEVICES	DEVICE NAME IN OPUS		MODEL CODE VERSION		MODEL REVISION	CORNER MODELS	PROCESS VARIATION		LIMITS	revision in DK4.1.2	VERSUS LAST DK 4.1.2	DOCUMENTATIONS	LAST UPDATE
N+ Poly / 50A Gox / Nwell	cpo25nw	cpo25nw			0.12.c	Voc.	Voo.	no	no	0.12.b	no change on	cpoly25_silicon_st.pdf	06/06
P+ Poly / 50A Gox / Pwell	cpo25pw	cpo25pw			0.12.0	yes	yes	no no	110	0.12.0	simulation	epory23_silicon_st.pui	00/00
N+ Poly / 28A Gox / Nwell	cpo18nw	cpo18nw			0.01.a	yes	yes	no	no	0.01	no change on simulation		06/06
N+ Poly / 21A Gox / Nwell	cpolpnw	cpolpnw		mm11 based model	0.40	yes	yes	no	no	0.11	improvement		00/00
P+ Poly / 21A Gox / Pwell	cpolppw	cpolppw		mm11 based model	0.12	yes	yes	no	no	0.11	on derivative		-06/06

✓ Strip Capacitors

	DEVICE	MODEL or SUBCKT NAME IN MODEL LIBRARIES	STANDARD MODEL CODE VERSION	COMMENTS	MODEL	CORNER	STATISTIC MODELS		SOA	Previous model	CHANGES		LACT	
DEVICES	NAME IN OPUS				MODEL REVISION	CORNER MODELS	PROCESS VARIATION		LIMITS	revision in DK4.1.2	VERSUS LAST DK 4.1.2	DOCUMENTATIONS	LAST UPDATE	
strip capacitor	cmstrstk	cmstrstk		Strip Stacked Metal Capacitor (M1 to M5 stacked)	0.03	yes	yes	yes	no	0.03	no change	cstrip_model.pdf	03/01/06	

✓ Fringe Capacitors

	DEMOS	MODEL or SUBCKT	STD.		моры	0001150	STATISTIC MODELS		SOA	Previous model	CHANGES		
DEVICES	DEVICE NAME IN OPUS	NAME IN MODEL LIBRARIES	MODEL CODE VERSION	COMMENTS	MODEL REVISION	CORNER MODELS	PROCESS VARIATION	MATCHING	LIMITS	revision in DK4.1.2	VERSUS LAST DK 4.1.2	DOCUMENTATIONS	LAST UPDATE
M1-M5 Fringe capacitor for ShZ	cfrm1m5shz	cfrm1m5shz		Model containing intrinsic and parasitic capa. and isolated diode									
option technology (FMOM)	Cililitiiosiiz	cfrm1m5shz_acc		Complete model with intrinsic and parasitic capa. and RS	- 0.1_st1	.voo	1400			0.1_st1	-no change	cfrringe_model.pdf	03/01/06
M1-M5 Fringe capacitor for ShZ	cfrm1m5shznosub	cfrm1m5shznosub		Model containing intrinsic and parasitic capa. and isolated diode		yes	yes	yes					03/01/06
option technology- without substrate pin		cfrm1m5shznosub_acc		Complete model with intrinsic and parasitic capa. and RS					no				
M1 Fringe capacitor	cfrm1	cfrm1		Ideal fringe capa for Metal 1									
Mx Fringe capacitor	- '	cfrmx		Ideal fringe capa for Metal x	0.02	no	no	no		0.02	no change	-	01/03/05
Mz Fringe capacitor	cfrmz	cfrz		Ideal fringe capa for Metal z									

✓ Plate Capacitors

DEVICES	DEMOE	MODEL or SUBCKT	STANDARD MODEL CODE VERSION	COMMENTS	морги	0001150	STATISTIC MODELS		SOA	Previous model	CHANGES		LAST
	DEVICE NAME IN OPUS	NAME IN MODEL LIBRARIES			MODEL REVISION	CORNER MODELS	PROCESS VARIATION	MATCHING	LIMITS	revision in DK4.1.2	VERSUS LAST DK 4.1.2	DOCUMENTATIONS	UPDATE
M1/Mx Plate Capacitor	cm1mx	cm1mx		Metal1/Metalx Plate Capacitor									
Mx/Mx Plate Capacitor	cmxmx	cmxmx		Metalx/Metalx Plate Capacitor	- 0.03	yes	yes	yes	no 0.03	0.03	3 no change	cplate_model.pdf	03/01/06
Mx/Mz Plate Capacitor	cmxmz	cmxmz	-	Metalx/Metalz Plate Capacitor						0.03			03/01/06
Mz/Mz Plate Capacitor	cmzmz	cmzmz		Metalz/Metalz Plate Capacitor									