

## **Parasitic Capacitance and Mismatch Flag Settings**

CMOS065 MOS Modeling Team 2006, January 4th

## **Parasitic Capacitance and Mismatch flag settings**

Modeling Issue	Simulation Condition	Methodology recommanded by ALLIANCE
Parasitic Capacitances	Pre-Layout simulations	Default configuration or LPE = 0 in the instance line
Parasitic Capacitances	Post-Layout simulations (VIACAP=YES)	LPE = 1 in the instance line
Corner Modeling	Predefined Corners	<pre>« mismatch_no » library selected in the « mismatch.lib » file</pre>
Mismatch	Monte-Carlo Simulations (.MC in ELDO)	<pre>« mismatch_corner » library selected in the « mismatch.lib » file + mismatch = 1 in the instance line</pre>

☐ Further information is available in the pdf files "mismatch.pdf" and "parasitic\_capacitances.pdf".

