



SPICE 50 ANG POLY/WELL CAPACITOR

CMOS065 CPOLY25 V0.1

CMOS065 MOS MODELLING TEAM



CONTENTS

- ☐ **Introduction**
- ☐ **Corner generation**
- ☐ **Extraction Conditions**
- ☐ **Main electrical characteristics**
 - N+/Nwell characteristics
 - P+/Pwell characteristics

INTRODUCTION

- ❑ **Based on silicon lot Q527AJA wafer , the models of 50Ang N+/Nwell and P+/PWell capacitors have been extracted.**
- ❑ **The extracted model has been centered with additionnal measurement data from Q536ZGV**
- ❑ **The 50Ang (P-Cell based) extrinsic capacitors have been added to the centered model, leading to the final model.**
- ❑ **The results of extracted, centered and final model are here presented.**

CORNER GENERATION

The corners of the V0.1 50A poly/well capacitor model are realized on the base of 3σ regarding the following technological tolerances:

Oxide thickness : +/- 2.5 Ang

Poly over-etch : +/- 10.5 nm

STI over-etch : +/- 15 nm

Vfb deviation: +/- 17.88 mV

Nsub deviation: x2 / x0.5

Oxide eps deviation: +/- 6%

Silicon eps deviation: +/- 6%

STI oxide thickness deviation: +/- 300 Ang

EXTRACTION CONDITIONS

□ **Temperature: 25 °C**

□ **Capacitors used for extraction**

Width\Length	0.2 μm	0.28 μm	0.61 μm	1.07 μm	10 μm
Wd=0.38 μm	X	X	X	X	X
Wd=0.61 μm	X	X	X	X	X
Wd=1.07 μm	X	X	X	X	X
Wd=10 μm	X	X	X	X	X


Table 1: Matrix of capacitors used for analysis

□ **Method:**

- C-V measurement on matrix of capacitors and calibration structures
- Intrinsic capacitance calculation per device, including raphael calibration values
- Modelisation of individual W,L devices
- Parameter smoothing functions used for W,L scaling effects
- Final model integrating P-cell parasitic capacitors


2005 oct. 27th

Ext N+/Nwell CPOLY25: intrinsic oxide capacitance









2005 oct. 27th







Ext P+/Pwell CPOLY25: intrinsic oxide capacitance



CPOLY25: Q527AJA vs Q536ZGV


CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 0.61 μm)CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 1.07 μm)CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 10 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 0.61 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 1.07 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 10 μm)

CPOLY25: CENTERED MODEL VS Q536ZGV - INTRINSIC

CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 0.61 μm)CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 1.07 μm)CPOLY25: GATE OXIDE CAPACITANCE for NMOS device (Width = 10 μm , Length = 10 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 0.61 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 1.07 μm)CPOLY25: GATE OXIDE CAPACITANCE for PMOS device (Width = 10 μm , Length = 10 μm)


2005 oct. 27th

Centered N+/Nwell CPOLY25: intrinsic cap vs AJA




2005 oct. 27th

Centered P+/Pwell CPOLY25: intrinsic cap vs AJA



N+/Nwell CPOLY25 v0.1: I_{pe}=0



P+/Pwell CPOLY25 v0.1: I_{pe}=0

