Implementation of the XTEA Algorithm Utilising a DE1-SoC FPGA

Chris Holland

*Abstract*— This report covers how the XTEA cryptography algorithm can be implemented utilising VHDL, comparing its VHDL implementation to its C based counterpart. This report shall be conducting all FPGA work on the DE1-SoC board provided, monitoring each step of the design process, explaining why decisions were made and what impact they had on the final solution. The end goal is to get an FPGA implementation working in unison with the C based implementation, encoding in software and decoding in hardware.

*Index Terms*— XTEA, FPGA, Cortex A9, VHDL, Quartus Prime, Encryption, Decryption, C, Cryptography, Performance, Area & Power, Instantiation, HPS

Table of Contents

[I. INTRODUCTION 2](#_Toc72678339)

[A. Motivation – Commercial Relevance 2](#_Toc72678340)

[B. Goal of Report 2](#_Toc72678341)

[II. Discovery 2](#_Toc72678342)

[A. XTEA Algorithm 2](#_Toc72678343)

[B. HPS – FPGA Bridge 4](#_Toc72678344)

[III. C Implementation 4](#_Toc72678345)

[A. Step by Step Breakdown of Algorithm 4](#_Toc72678346)

[B. Main C Implementation 4](#_Toc72678347)

[IV. FPGA Implementation 5](#_Toc72678348)

[A. Testbench 5](#_Toc72678349)

[B. Structure 5](#_Toc72678350)

[C. Encoding & Decoding Feistel Step Modules 6](#_Toc72678351)

[D. Encoding & Decoding Module 7](#_Toc72678352)

[E. Top Level Module 9](#_Toc72678353)

[F. Validation 10](#_Toc72678354)

[V. Performance 10](#_Toc72678355)

[A. Power 10](#_Toc72678356)

[B. Area 10](#_Toc72678357)

[VI. Conclusion 10](#_Toc72678358)

[A. Limitations 10](#_Toc72678359)

[VII. References 10](#_Toc72678360)

# INTRODUCTION

The task provided to our cohort was titled ‘Embedded Cryptography’. This can be broken down into the process of taking a set of characters and a key, using bitwise operations on that character and key, and receiving a seemingly random stream of characters that no human could understand known as cyphertext. Only when this process is performed in reverse, reconstructing the message can the user understand what was originally sent.

The task was further described as an FPGA implementation of the XTEA (eXtended TEA) algorithm [1] utilising a DE1-SoC by Altera [2]. The end goal is to run a C application on the HPS (High-Performance Substrate) that retrieves a message from the user, then utilising the XTEA algorithm creates cyphertext using a provided key. This cyphertext is then passed to the FPGA internally, where it is then decoded in VHDL (VHSIC (Very High-Speed Integrated Circuits) Hardware Description Language) utilising the same key, then outputted back to the HPS.

In the current hardware case, the DE1-SoC’s HPS is a cortex A9, the two methods of running applications on the A9 is either bare metal or via an operating system. For this scenario, it was recommended by our lecturer to use an operating system, specifically Linux.

Breaking down the task into sections, it can be split into:

* Research of the XTEA algorithm & provided hardware.
* The algorithm’s C implementation.
* The algorithm’s FPGA implementation.
* How the FPGA implementation performs.
* Communication between the FPGA and the HPS.

These sections will be the structure for this report, sharing the discoveries made along the way, explaining how those discoveries shaped the eventual solution.

Given that an Altera board has been provided, it has been recommended that Quartus Prime be used for VHDL implementation, whilst utilising ModelSim to collect and check the resulting waveform produced by the FPGA [3][4]. For the C implementation, VSCode (Visual Studio Code) will be used [5].

## Motivation – Commercial Relevance

FPGAs are an emerging technology in industry, as computational tasks get more and more complex it becomes valuable to companies to have access to hardware that is capable of computing tasks as fast as possible. Conventional CPU & GPU architecture is good at generic tasks, being able to perform a never-ending wide range of functions, whilst for tasks such as encryption and decryption other computational architectures and styles are available.

One such architecture is ASICs (Application Specific Integrated Circuits). These ASICs are designed purely to perform a single task, such as encryption/decryption. There is a wide range of tasks where ASICs are better suited when compared to standardised CPU & GPU based computing, some examples of these are computing cryptographic hash functions such as SHA256, which is the algorithm used to mine bitcoin. As mentioned in [6] “The hash rate of most GPU units is below 1GH/s, and as of 2014, some single ASIC units are able to reach speeds of over 1,000GH/s while consuming far less power than used by a GPU”. These application-specific chips are non-reprogrammable instances of an FPGA, giving FPGAs all the bonuses of an ASIC, with added field programmability, allowing the user to redesign their FPGA, reducing costs of developing a circuit relative to an ASIC.

Cryptography is well known to be one of the fastest-growing industries in modern electronics, in a recent survey, monitoring the likelihood of a business adopting emerging technology, cybersecurity and encryption was ranked at 83%, meaning 83% of companies surveyed planned to adopt encryption and cybersecurity by the year 2025, beating Artificial intelligence and automation within industry [7].

## Goal of Report

The goal of this report is to share the process of designing and implementing the XTEA algorithm on both traditional CPU architecture and FPGA architecture, finding points in the algorithm that can be simplified or made more efficient using FPGA based design.

# Discovery

Before any design could be created, it was imperative to perform some research on the algorithm and the hardware provided. This would allow a design to be created considering all steps of the process, allowing simple transitions between different phases of the project.

## XTEA Algorithm

Initially, the algorithm was studied to understand how the algorithm broke down text and what components of the inputs provided were used to generate the output provided. The full 64-bit implementation of the XTEA algorithm in C can be seen below:




Figure 1 - 64 Bit C XTEA Algorithm implementation [8]

This implementation of the XTEA algorithm takes 64 bits of data and after an unspecified number of iterations returns 64 bits of output cyphertext. For example, Unicode uses between 8 and 32 bits per character. This is so that Unicode can represent characters from languages all over the world. If encoding and decoding Unicode characters, there is some relevance in utilising a larger implementation of the XTEA algorithm. For example, a 128-bit algorithm was provided. This in theory would double the speed of the algorithm, considering it is working on double the number of bits at any one time. Here is the C implementation of the 128-bit XTEA algorithm:




Figure 2 - 128-Bit C XTEA Algorithm Implementation

There are plenty of similarities between the 64-bit and 128-bit implementations, with the only difference being that instead of having two 32-bit values incremented over the loop, v0 and v1, there are four 32-bit values incremented over the loop. Those values being y0, y1, z0, and z1.




Figure - Two Feistel rounds (Once Cycle) of XTEA

The algorithm can be described as taking 32 bits in, performing some bitwise operations such as XOR (^) and bitwise shifts (<< / >>) alongside the addition of a constantly updating sum value which is incremented or decremented each cycle based on decryption or encryption being performed. The value of this calculation is then added to the current value of the 32-bit input value. This process is then repeated for another feistel round, with the use of a different subkey. A subkey can be described as a 32-bit part of a 128-bit key. The subkey used in feistel round 1 for encryption, subkey iA can be seen as the 2 least significant bits of the sum variable, whereas subkey iB can be seen as the 11th and 12th bits of the sum variable. These two bits are used to select which 32-bit word of the key shall be selected, with “00” selecting the first word in the key, and “11” selecting the last. Once this process has been repeated for two feistel rounds, the process is repeated an arbitrary number of times, for the sake of this implementation, 32 iterations were utilised.

Whilst understanding the algorithm, it was noticed that the encoding and decoding modules shared computational work, with the first feistel round of encoding being identical to the second feistel round of decoding, and vice-versa. This realisation shaped the design of the FPGA, allowing the same instantiated component to run as either decoding or encoding module, depending on the order that the blocks are run in. This kind of optimization allows for both power and area savings, instead of instantiating two components, one decoder and one encoder. It is instead possible to utilise the same component to perform both encryption and decryption. Finding more use out of components already on a design helps to increase the overall efficiency of the design.

## HPS – FPGA Bridge

As a part of the initial project brief was to include communication between the HPS and the FPGA, research was conducted into how this would be made possible.

After consulting the DE1-SoC Computer System with ARM\* Cortex\* A9 manual, section 2.5 – FPGA Bridges [9] and the SoC-FPGA Design Guide, section 7.3 – HPS-FPGA Interfaces [10], it was understood that the DE1-SoC board has an inbuilt set of bridges that connect the HPS and the FPGA. These bridges are enabled and disabled using the bridge reset register, with a given address. Three bridges exist, those being the HPS-to-FPGA bridge, a high-performance bus with a configurable data width of 32, 64 or 128 bits of data. A lightweight HPS-to-FPGA bridge, which is a 32-bit fixed data width bus, designed for lightweight data transfer. And the FPGA-to-HPS bridge, another 32-bit to 128-bit bus configurable to the desired width, facilitating data transfer from the FPGA back to the HPS. These bridges can be referenced with their base addresses, which can be found in section 2.6.2 of the DE1-SoC\_Embedded\_Linux\_Systems\_1.9 Document [11].




Figure - HPS Peripheral Region Address Map

With both the information about the algorithm and the bridges understood, it was possible to move onto the various implementations of the XTEA algorithm.

# C Implementation

Implementing the XTEA algorithm in C has its benefits, for one, console printing allows the algorithm to be stepped through, and each step of the algorithm can be displayed for comparison when creating the FPGA implantation. C gives a lot more flexibility with outputting and is generally much easier than implementing in FPGA.

In addition to the step-by-step breakdown, as a part of the project brief, it is imperative to encode in software. This means the encoding step must be done in C.

These two reasons to create a C implementation can be split into two separate C files. The C XTEA implementation itself, with prints at each step, and another C file that requests an input, splits this input up into 128-bit chunks and applies the algorithm. Taking the result and passing it through the HPS-FPGA bridge and retrieving the result for printing.

## Step by Step Breakdown of Algorithm

This first C code as previously mentioned can be used to test the FPGA implementation, to ensure that the output and internal signals at each iteration of the algorithm match as they should.

This Involved taking the supplied 128-bit XTEA implementation and adding in additional prints to output the internal variables of the algorithm to a console. This involved splitting the code into an increment variable, what the expected y0, y1, z0, and z1 values should be for a given iteration, alongside outputting the result of the algorithm for comparison.





Figure – 128-Bit XTEA Algorithm with Internal Variables Outputted

Comparing this to figure 2, the base 128-bit XTEA C implementation, multiple prints have been added in addition to splitting the increment step into two stages so that this increment can be outputted. Compiling this C file alongside a file that calls the function with parameters equal to the provided VHDL testbench provides a console output with the internal variables for each step of the algorithm.






Figure - Console Output of XTEA Algorithm with Internal Variables Outputted steps 4-29 skipped.

This console output also shows decoding, however, it is identical, for this report, only console output for encoding will be displayed. This was validated by checking the output relative to an identical set of data and keys attempted in [1].

## Main C Implementation

The purpose of the next C file is to utilise the algorithm previously implemented and tested and create a script that will handle inputted data into 128-bit chunks, alongside communication with the FPGA in both directions. It is simple enough to include the previous script and call the encode function, passing the correct parameters. Due to time constraints, this file was not finished, however, the current working file can be found as part of the files submitted alongside this report.

# FPGA Implementation

## Testbench

As part of the project brief, we were provided with a testbench that our FPGA solution must interface with. Because of this limitation provided, it is imperative that the top-level solution interfaces with this testbench, to retrieve data and send data meeting the standard set by the testbench.

Starting with the data incoming portion of the testbench:




Figure - XTEA Testbench Data Input

A single STD\_LOGIC flag called encryption\_flag is used to set the proposed solution into either encryption mode or decryption mode, seen here is an encryption data input cycle, meaning a ‘1’ in the encryption\_flag. This should set the FPGA solution to encoding mode. In addition to this encryption\_flag, there is also a key\_data\_in\_flag. This is set high when data is inputted and then set low when the data has been sent to the solution.

Whilst the key\_data\_in\_flag is set high; data is sent through two 32-bit logic vectors. Those being the input\_key and the input\_data. The initial key and data are stored in two 128-bit logic vectors set as xtea\_keys and input\_data\_array. These are postfixed with an (i) which allows the testbench to iterate over this process multiple times, for now, this can be ignored as we are only interested in the interface, as this will remain the same over iterations. For each clock cycle that the key\_data\_in\_flag is set high, the input\_data and input\_key 32-bit logic vectors are updated with a 32-bit partition of the 128-bit data and key. This means the top level of our solution must take in these 4 32-bit words and concatenate them into a 128-bit data and key pair for the 128-bit XTEA algorithm to use.

Another thing to note in this image is the final line, the testbench will wait until it receives an input called output\_data\_flag, meaning this logic must be set high once the algorithm is complete. Looking into the next step of the testbench gives the data retrieval:




Figure - XTEA Testbench Output Retrieval

Leading on from figure 7, figure 8 shows how the testbench retrieves data from a potential solution. After retrieving the output\_data\_flag input from the top level of the solution, it reads one word of data per clock cycle from the output\_data logic vector, this means that the 128-bit output must be split back into 4 32-bit words whilst outputting. Following on from this the process is repeated with the encryption\_flag set low. The encryption process uses identical signals as the decryption phase, with identical clock period breaks between assignments.

## Structure

After consulting the testbench and picking apart the XTEA algorithm, it is possible to construct a proposed structure for the entire FPGA implementation. The proposed structure is as follows:

Text

Description automatically generated with medium confidence

Figure 9 – XTEA FPGA Instantiation Proposed Structure Simplified

Diagram, schematic

Description automatically generated

Figure 10 - XTEA FPGA Implementation Block Diagram

Described in figures 9 and 10 is the structure for the proposed XTEA FPGA implementation, it shows a top module with identical ports to the testbench provided, this is vital so that the testbench can instantiate the top level and in turn, the top can instantiate the rest of the components within.

This top-level module is comprised of a component called xtea\_enc\_dec. This component in turn instantiates two smaller components, which handle each feistel step of the XTEA algorithm. Combining these components with state-based logic, allows the top level to accept data from the testbench, trigger the xtea\_enc\_dec component to perform the XTEA algorithm, then retrieve its 128-bit result and break it back down into 32-bit words to output back to the testbench.

This structure allows for a logically compact encoder and decoder, meaning that instead of instantiating 4 feistel step modules, 2 for encoding and 2 for decoding, the solution can re-use the same feistel step modules for both encoding and decoding. Of course, if duplex (encoding and decoding concurrently) was being used an additional xtea\_enc\_dec would need to be instantiated. For this project brief, however, only one operation needs to be performed at any one time.

## Encoding & Decoding Feistel Step Modules




Figure 11- XTEA decoding/encoding feistel step Block Diagram

Starting with the deepest level of instantiation, the feistel step encoding and decoding modules (xtea\_dec1\_enc2.vhd, xtea\_dec2\_enc1.vhd) take in the current values of the internal 32-bit signals, these being y0, y1, z0, and z1. In addition to these signals, it also requires the 128-bit key, the current value of sum (32-bit) and due to the nature of these components being able to handle both encoding and decoding the components require a flag to set the mode of the feistel step to encoding or decoding. These modules only output a new value for y0, y1, z0, and z1 with the first feistel step for encoding outputting new y0 and y1 values, and the second encoding step outputting new z0 and z1 values. When looking at the input and output ports of each this is the only difference between the two, however internally each feistel step uses different variables to compute the output, with the first encoding step using the z values to compute the increment and adding this increment to the current y values. This is reversed for the second feistel step.

Each Module can be broken down into two processes, the output\_decode process and the key\_decode process. As noted in the C implementation section, figures 5 and 2 show the algorithm incrementing/decrementing a variable. For this component, the increment step has been split into two. One process works out the increment, and the other process increments the input value by the computed increment value.

The key\_decode process handles the computation of the increment value, the first step of this is selecting which subkey to use for the calculation. The FPGA implementation of this is seen below:




Figure 12- XTEA Feistel round Subkey Calculation

Performing a case statement on the 2 least significant bits and using this to select which subkey to add to sum matches the algorithm described in figures 2 & 5.

This subkey calculation is then used in the following line to compute the increment:



Figure - XTEA Feistel Step Increment Logic

Comparing this line to figures 2 & 5 the logic implemented is identical.

Once this increment is computed, the increment now must be used to increment or decrement the current input values provided to the feistel step decoder/encoder. This is performed in the output\_decode process:




Figure - XTEA Feistel Step Output Decode

This process is simple, taking the input of reset and the decoding/encoding flag, and based on the combination of those inputs either resets the y0 values to 0 for a reset or in the case of no reset it applies an increment or decrement to the values based on the mode selected.


It is also worth noting that no clock is used for these components, allowing them to function between clock cycles, always outputting the correct value based on the inputs provided. The clock synchronization is provided by the higher-level components.

Figure 15 - XTEA Decoding / Encoding Module State Machine Logic

## Encoding & Decoding Module




Figure 16 - XTEA Encoding and Decoding Module Block Diagram

One level higher than the feistel steps is the component that handles the XTEA algorithm, as shown in the image it instantiates one of each of the feistel steps in the XTEA algorithm. In addition to this, it also implements some state-based logic. The states required of the system are an idle state (StartState), a state where the module is waiting for input from components higher up. This state also serves as a reset state, setting all outputs and internal signals to 0 when in this state. Following on from this state there are two states for each step of the algorithm, these states are known as ProcessStateD1E2 (decoding step 1, encoding step 2) and ProcessStateD2E1 (decoding step 2, encoding step 1). These states simply increment, or decrement sum based on the mode of the system, in addition to applying the new values for y0, y1, z0, and z1 based on which state the system is currently in.

This module can be split into 3 processes:

A next state decode; where the next state of the system is computed, controlling the flow of the module. This process works by taking a case statement based on the current state of the system, and with a process variable ns\_iterator alongside the current decryption/encryption mode allows the system to move between states.


When in the starting state if an internal signal from a higher-level component is triggered, the system will move states into either decoding step1, or encoding step1 depending on the mode of the system. This state also resets the iterator to 0. 

Figure 17 - XTEA Encoding / Decoding Module Start State Decoding Logic


With some logic based on the iterator, the code can compute if the algorithm has done its total amount of cycles and if so, the state machine can move onto the output state. If this is not the case, however, the state machine will flip between these two states until this logic returns a high value. 

Figure 18 - XTEA Encoding / Decoding Module Process State Outputs

Even in the output state, the iterator is used to ensure that enough time is spent in this state for the higher-level components to pick 4 32-bit words out of the 128-bit output provided. This then resets back to the start state, waiting for the next algorithm to be performed.




Figure 19 - XTEA Encoding / Decoding Module Next State Decode Process Output State Logic

The second process is the sum block process, this handles the increment and decrementing of the sum signal by the constant delta as well as initializing values. This summing process only happens on the rising edge of the clock, meaning that the logic happening on the falling edge of the clock can always have an updated sum value.




Figure 20 - XTEA Encoding / Decoding Module Sum Process

And finally, the output decode process handles the 32-bit words updating to their new values, in addition to setting them to the input provided at the start of the algorithm, and their output at the end. This process only happens on the falling edge of the clock, allowing the sum process to happen between output decodes. This is because the sum must happen between the two states, not concurrently.




Figure 21 - XTEA Encoding / Decoding Module Output Decode Process State Logic

Instantiating the feistel steps helps to keep this component simple, hiding the complex algorithm behind a component allows for a single assignment rather than a large string of logic within the higher-level components. These 32-bit values are then concatenated back to the 128-bit data\_out signal which is in turn read by the top-level component.

## Top-Level Module




Figure 22 - XTEA Top Block Diagram

Now that the lower-level instantiated components have been described, it is possible to understand the top-level component. The purpose of the top-level component is to interface between the 128-bit XTEA algorithm implementation in xtea\_enc\_dec and the 32-bit inputs provided in the testbench xtea\_tb.

Due to the wide array of tasks that the top-level must compute there is a requirement for state-based logic, akin to the state system utilised in the enc\_dec instantiated component. The states required are:


 An idle/reset state (idle), this state is responsible for resetting the outputs of the device to 0, whilst monitoring the inputs from the testbench. As previously mentioned in the testbench section, in figure 7 the testbench provides a signal of logic that will turn high when data is being inputted. This signal is what starts the device.

Figure 23 - Top Level XTEA Interface State Machine Logic




Figure 24 - Top Level State Machine Idle, KeyDataIn & EncDec States

Once the key\_data\_valid signal has been received the system moves to the key data in states




Figure 25 - XTEA Top Level Idle State Logic

These are sequential states with no logic controlling them, each state takes in the current input in key\_word\_in and data\_word\_in and applies it to the matching 32-bit part of the 128-bit input signal. The first assignment is performed in the idle state, this is due to the test benches data input routine, as seen in figure 7, the key\_data\_in\_flag and first 32 bits of data and key are set at the same time, leaving no time to switch between states. Once these sequential states have been executed, the state machine moves to the encoding state, which uses the internal start signal to set the enc\_dec module to start encoding or decrypting depending on the selected mode. The state machine sits within this state until another internal signal from the instantiated enc\_dec module is returned. This signal is called s\_data\_ready.




Figure 26 - XTEA Top Level EncDec Next State Logic

When this signal goes high the next state is set to the output states, which similarly to the input states have no controlling logic. And sequentially move through the states, outputting a 32-bit part of the 128-bit output from the internal enc\_dec module.




Figure 27 - XTEA Top output states Logic

Once the data has been outputted, the state reverts to the idle state, resetting the system and waiting on the next set of data entry.

## Validation

To validate the FPGA implementation, it is possible to simulate the xtea\_top file with the provided testbench. Compiling these files within ModelSim provides a waveform, showing the external and internal signals of the solution at all points of the program. In addition to this form of validation, also available to compare to is the step-by-step implementation in C, which as shown in figure 6 outputs the expected internal variables for each step of the algorithm.

Also available within the testbench is a set of messages, this will compare the expected result in the testbench with the actual result and print a message to the console (transcript) that reads key/data pair passed/failed.




Figure 28 – XTEA Testbench Notes & Error Messages

Simulating within ModelSim provides the following console output:




Figure 29 - Console Response after running provided XTEA Testbench.

These messages confirm that the algorithm is functioning as expected, and the data input and output stages are functioning correctly also. Also shown to validate the solution is the waveform provided by simulating ModelSim. Only a select number of internal signals will be shown for simplicities sake.

Figures 28 to 31 show the waveform and a breakdown of each of the sections of the waveform. Figure 28 shows a full run-through of 3 iterations of decoding and encoding, whilst it is hard to see details of this image, it gives a reference for the other figures.

Figure 29 shows a single encoding sequence. This is further broken down into 2 smaller graphs, that highlight the data in and the data out sequences, these being figures 30 and 31, respectively.

Figure 30 shows the system navigating through states at the correct interval, slowly building up the data in and key in 128-bit signals to the point they stay at one the program has reached keydatain3. This is followed by the s\_start signal from the encdec state which triggers the internal state machine in enc\_dec.vhd to move to ProcessStateD2E1, considering this is an encoding waveform it is working as intended.

Figure 31 then shows the tail end of the algorithm, after iterating the next\_state\_iterator (bottom signal) to 128 the system sets the data ready flag to high and exits out of the process states, hanging in the output state while the top-level outputs the 4 32-bit words from the 128-bit data out signal. These four waveforms in addition to the console output retrieved in figure 27 are enough to validate the proposed solution.

Figure 30 - Full 3 Iterations of XTEA Algorithm Simulation





Figure 31 - Encoding of One Iteration of the XTEA Algorithm Simulation



Figure 32 - Data Input Sequence for XTEA Algorithm Simulation







Figure 33 - Data Output Sequence for XTEA Algorithm Simulation



# Performance

Given the style of design chosen and the efficiency of reusing each feistel step of the algorithm, I would expect the power and area used to be low relative to a design that does not implement these design choices. This can be monitored by running power and area tests within Quartus.

## Power

After running the power analyser tool, the output received from testing the design is as follows:




Figure 34 - Power Analyser Tool Results

These results align with what was expected, low power usage. If more time were available, it would be good to implement a solution without the reuse of the feistel steps, to compare this result against it however because of a lack of time this is not possible within this report.

## Area


When compiling a solution in Quartus after providing the target board, Quartus provides details on the number of registers and pins alongside the total amount of ALMs (adaptive logic modules) The report on the design for the area and logic utilization is as follows:  


Figure 35 - Logic Utilisation Report

As seen from the report, the design uses a minuscule amount of the logic blocks available on the board, only 447 out of a possible 32,070 making up only 1% of the potential ALMs. 304 Registers were also used, in addition to 101 pins. This means there is potential to instantiate multiple decoders and encoders onto the board at any one time, performing multiple instances of the XTEA algorithm at once.

# Conclusion

Whilst not all initial objectives have been met, most of the objectives have been met. An FPGA implementation of the XTEA algorithm has been created, validated, and tested for power and area. Alongside this, a C implementation has also been created with a script to break down the algorithm into its respective parts, alongside the work in progress of a script that takes in user input and breaks it down into 128-bit chunks for the algorithm to encrypt.

Unfortunately, due to time constraints, it has not been possible to implement the FPGA solution onto the FPGA, and whilst Linux has been put on the A9 running alongside the FPGA, no communication between the two was ever possible, hence the full design has not been completed.

## Limitations & Future Improvements

If I were to continue working on this project, I would focus on completing the work on the HPS-FPGA bridge using the platform designer in Quartus (formerly known as Qsys) to get the working solution implemented on the FPGA rather than in simulation.

Following on from this some other improvements that would help further the solution and my understanding would be:

Pipelining – Reading in the inputs before the system is ready for them, allowing the algorithm to continually run without breaks waiting for data input and output.

Duplex – Running both encryption and decryption simultaneously on separate instantiations of the enc\_dec module. This would allow the system to run twice as fast in the theoretical situation where the hardware needs to both encrypt and decrypt at the same time.

Multiple Instantiations of the enc\_dec module for faster decryption of a larger data set, this would allow multiple 128-bit chunks to be processed at any one time, given the area analysis the potential to instantiate a large number of encoding and decoding modules is there.

# References

[1]"XTEA (eXtended TEA)", *Asecuritysite.com*, 2021. [Online]. Available: https://asecuritysite.com/encryption/xtea. [Accessed: 23- May- 2021].

[2]"Altera Cyclone® FPGAs", *Intel.com*, 2021. [Online]. Available: https://www.intel.com/content/www/us/en/programmable/b/cyclone-v.html. [Accessed: 23- May- 2021].

[3]"FPGA Design Software - Intel® Quartus® Prime", *Intel*, 2021. [Online]. Available: https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html. [Accessed: 23- May- 2021].

[4]"Intel® FPGA Simulation - ModelSim\*-Intel® FPGA", *Intel*, 2021. [Online]. Available: https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html. [Accessed: 23- May- 2021].

[5]V. Code, "Visual Studio Code - Code Editing. Redefined", *Code.visualstudio.com*, 2021. [Online]. Available: https://code.visualstudio.com/. [Accessed: 23- May- 2021].

[6]"Non-specialized hardware comparison - Bitcoin Wiki", *En.bitcoin.it*, 2021. [Online]. Available: https://en.bitcoin.it/wiki/Non-specialized\_hardware\_comparison. [Accessed: 23- May- 2021].

[7]"The Future of Jobs Report 2020", *World Economic Forum*, 2021. [Online]. Available: https://www.weforum.org/reports/the-future-of-jobs-report-2020. [Accessed: 23- May- 2021].

[8]"XTEA - Wikipedia", *En.wikipedia.org*, 2021. [Online]. Available: https://en.wikipedia.org/wiki/XTEA. [Accessed: 23- May- 2021].

[9]*Ftp.intel.com*, 2021. [Online]. Available: https://ftp.intel.com/Public/Pub/fpgaup/pub/Intel\_Material/18.1/Computer\_Systems/DE1-SoC/DE1-SoC\_Computer\_ARM.pdf. [Accessed: 23- May- 2021].

[10]*People.ece.cornell.edu*, 2021. [Online]. Available: https://people.ece.cornell.edu/land/courses/ece5760/DE1\_SOC/SoC-FPGA%20Design%20Guide\_EPFL.pdf. [Accessed: 23- May- 2021].

[11]*Oa.upm.es*, 2021. [Online]. Available: http://oa.upm.es/45352/1/DE1-SoC\_Embedded\_Linux\_Systems\_1\_9.pdf. [Accessed: 23- May- 2021].