RISC-V ISA

RISC-V ISA

- base integer ISA
 - must be present in any implementation
 - restricted to a minimal set of instructions sufficient to provide a reasonable target for compilers, assemblers, linkers, and OSs
- plus optional extensions to the base ISA
 - standard extensions: generally useful and should not conflict with other standard extensions
 - non-standard extension: may be highly specialized, or may conflict with other standard or non-standard extensions

Base integer ISA

- is very similar to that of the early RISC processors
- characterized by the width (XLEN) of the integer registers and the corresponding size of the user address space
- variants:
 - RV32I 32-bit user-level address space
 - RV32E subset variant to support small microcontrollers
 - RV64I 64-bit user-level address space
 - RV128I 128-bit user-level address space
 - straightforward extrapolation of the existing RV32I and RV64I designs
 - It is not clear when a flat address space larger than 64 bits will be required

Standard extensions

- "M" Standard Extension for Integer Multiplication and Division;
- "F"/"D"/"Q" Standard Extensions for Single/Double/Quad-Precision Floating-Point
- "L" Standard Extension for *Decimal Floating-Point*
- "C" Standard Extension for Compressed Instructions
- other (complete or planned)

Registers (1)

XLEN-1		0
	x0 / zero	
	x1	
	x2	
	x3	
	• • •	1
	x15	
	• • •	
	x31	
	XLEN	
XLEN-1		0
	рс	
	XLEN	

^{*} RV32E reduces the integer register count to 16 general-purpose registers, (x0–x15)

Registers (2)

- XLEN = 32 (RV32I, RV32E) / 64 (RV64I)
- signed integers, 2's complement, or
- unsigned integers
- x0 is <u>hardwired</u> to the constant 0
- pc holds the byte address of the <u>current</u> instruction

Address space

- XLEN-bit address space
- <u>byte-addressed</u> (8-bit bytes)
- little-endian

Instructions (R-type)

31	25	24 20	19 15	14 12	11 7	6	0
	funct7	rs2	rs1	funct3	$^{\mathrm{rd}}$	opcode	

- opcode (major opcode) group of instructions
- funct3, funct7 type of operation
- rs1, rs2 source registers
- rd destination register

$$rd = rs1 op rs2$$

Basic instructions (R-type)

31	27	26	25	24		20	19	15	14	12	11		7	6	0	
	funct7				rs2		rsi	L	fun	ct3		$_{\rm rd}$		opo	code	
	0000000				rs2		rs	l	00	00		$^{\mathrm{rd}}$		011	0011	ADD
	0100000				rs2		rs	L	00	00		$_{\rm rd}$		011	0011	SUB
																_
	0000000				rs2		rsl		11	.1		$^{\rm rd}$		011	0011	AND
	0000000				rs2		rs1	L	11	.0		$_{\rm rd}$		011	0011	OR
	0000000				rs2		rsl		10	00		$^{\rm rd}$		011	0011	XOR
																_
	0000000				rs2		rsl	L	00)1		$^{\rm rd}$		011	0011	SLL
	0000000				rs2		rsl		10)1		$_{\rm rd}$		011	0011	SRL
	0100000				rs2		rs1	L	10)1		$^{\mathrm{rd}}$		011	0011	SRA

```
add x10, x11, x12 \# x10 = x11 + x12 and x13, x13, x14 \# x13 &= x14
```

Logical operations

- bitwise AND/OR/XOR
- NOT can be implemented via XOR
 - -NOT a = a XOR (-1)

Shift operations

- SLL logical shift left
- SRL/SRA logical/arithmetical shift right
- by the shift amount held in the <u>lower bits</u> of register rs2 (5 in RV32I / 6 in RV64I)
 - $rs1 << 32 (32=100000_2)$ does nothing in RV32I;
 - $rs1 << -1 (-1=1...111111_2)$ means rs1 << 31 in RV32I;
- barrel shifters are often utilized

Instructions (I-type)

31	25 24	20 19	15 14	12 11	7	6	0
	imm[11:0]	rs1	func	et3	rd	opcode	

- opcode (major opcode) group of instructions
- funct3 type of operation
- rs1 register operand
- imm <u>immediate</u> operand
- rd destination register

rd = rs1 op signext(imm)

Basic instructions (I-type)

	31	27	26	25	24		20	19		15	14	12	11		7	6		0	
		iı	$\overline{\mathrm{mm}}$	11:0)]			1	rs1		fun	ct3		$^{\mathrm{rd}}$		0)	pcode		I-type
		iı	mm	11:0)]			1	rs1		00	00		$^{\rm rd}$		00	10011		ADDI
		iı	mm	[11:0)]			1	rs1		11	.1		$^{\rm rd}$		- 00	10011		ANDI
		iı	$_{ m mm}$	11:0	0]			1	rs1		11	.0		$^{\mathrm{rd}}$		00	10011		ORI
		iı	mm	[11:0	0]			1	rs1		10	00		$_{\rm rd}$		00	10011		XORI
	00	0000)			$_{\rm shamt}$		1	rs1		00)1		$_{\rm rd}$		00	10011		SLLI
	00	00000)			shamt		1	rs1		10)1		$_{\rm rd}$		00	10011		SRLI
ľ	01	00000)			shamt		1	rs1		10)1		$^{\rm rd}$		00	10011		SRAI

^{*} the shift amount is encoded in the <u>lower bits</u> of the I-immediate field

```
slli x6, x5, 2 # x6 = x5 << 2 (= x5 * 4)
andi x7, x5, 0x1F # x7 = x5 & 0x1F (mask lsb)
```

Load instructions (1)

31 27 26 25 24 20	19 15	14 12	11 7	6 0	
imm[11:0]	rs1	funct3	$^{\mathrm{rd}}$	opcode	I-type
RV32I	Base Instr	uction S	et		
imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	$^{\mathrm{rd}}$	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
RV64I Base Instru	ction Set (in additi	on to RV32	I)	-
imm[11:0]	rs1	110	$^{\mathrm{rd}}$	0000011	LWU
imm[11:0]	rsl	011	rd	0000011] LD

 $rd \leftarrow Mem[rs1 + signext(imm)]$

Load instructions (2)

- LB[U]/LH[U]/LW[U]/LD loads a 8/16/32/64-bit value from memory (<u>byte/half-word/word/double-word</u>)
- Lx sign-extends the value before storing in rd
- LxU <u>zero-extends</u> the value before storing in rd

Store instructions (1)

31	27	26	25	24	20	19)]	15	14	12	11	7	6	0	
	imm[11:5]			rs2		rs1		func	et3	imm	[4:0]	op	code	S-type

RV32I Base Instruction Set

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

RV64I Base Instruction Set (in addition to RV32I)

		£ -				
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD

$Mem[rs1 + signext(imm)] \leftarrow rs2$

Store instructions (2)

 SB/SH/SW/SD stores 8/16/32/64-bit values from the low bits of register rs2 to memory

Misaligned accesses

- misaligned loads and stores
 - are supported
 - might run extremely slowly
 - (*) not guaranteed to execute atomically
- instructions are 32-bit (4-byte) <u>aligned</u> in the base ISA
 - 16-bit (2-byte) aligned when instruction extensions with 16-bit lengths added
 - instruction address misaligned <u>exceptions</u> are generated

Jump instructions (1)

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	-		imn	a[20 1]	0:1 11 19:	12]		-		re	d	opc	ode	J-type
			imn	n[20 1	0:1 11 19:	12]				re	1	1101	1111	JAL

$$rd = pc + 4$$

 $pc = pc + signext(imm)$

31	27 26 25 24	20	19	15	14	12	11	7	6	0	
	imm[11:0]		rs	1	func	ct3	r	d	opc	ode	I-type
	imm[11:0]		rs	1	00	0	r	d	1100	0111	JALR

$$rd = pc + 4$$

 $pc = rs1 + signext(imm)$

Jump instructions (2)

```
jal x1, func \# x1 = pc + 4,
                  # goto func
func:
    jalr x0, x1, 0 # return
                    # (forget pc)
```

Jump instructions (3)

- JAL: J-immediate encodes a signed offset <u>in</u> <u>multiples of 2 bytes</u>
- JALR: add the 12-bit signed I-immediate to the register rs1 then set the least-significant bit of the result to zero (i.e. ignore the lowest bit of the sum)
 - the result is again divisible by 2
 - avoids one more immediate format in hardware
 - simplifies the hardware slightly
 - potentially a slight loss of error checking (bad)
- instruction address misaligned exception is generated if the target address is not properly aligned

Branch instructions (1)

31	2	27	26	25	24		20	19		15	14	12	11	7	,	6		0	
	imm[12	10	:5]			rs2		1	rs1		fun	ct3	imm	[4:1 1	1]	О	pcode		B-type
	imm[12]	10	:5]			rs2]	rs1		00	0	imm	[4:1 1	1]	13	100011	L	BEQ
	imm[12]	10	:5]			rs2		1	rs1		00	1	imm	[4:1 1	1]	11	100011	L	BNE
	imm[12]	10	:5]			rs2]	rs1		10	0	imm	[4:1 1	1]	11	100011	L	BLT
	imm[12]	10	:5]			rs2		1	rs1		10	1	imm	[4:1 1	1]	11	100011	L	$_{\mathrm{BGE}}$
	imm[12	10	:5]			rs2		1	rs1		11	.0	imm	[4:1 1	1]	11	100011	L	BLTU
	imm[12]	10	:5]			rs2		1	rs1		11	1	imm	[4:1 1	1]	11	100011	L	BGEU

pc = pc + (rs1 cmpop rs2 ? signext(imm) : 4)

- EQ = <u>eq</u>uals, NE = <u>n</u>ot <u>e</u>qual
- LT = less than, GE = greater than or equals to
- U = <u>u</u>nsigned comparison
- (*) Another popular alternative is to use <u>status register</u> (<u>Program Status Word</u>, FLAGS, or <u>Condition Codes</u>)

Branch instructions (2)

Branch instructions (3)

- use x0 for comparisons against zero
- rs1 <= rs2 ⇔ rs2 >= rs1 (BGE[U])
- rs1 > rs2 ⇔ rs2 < rs1 (BLT[U])

Branch instructions (4)

- B-immediate encodes a signed offset in multiples of 2 bytes
- instruction address misaligned exception is generated on a <u>taken</u> branch if the target address is not properly aligned

LUI and AUIPC instructions (1)

31	27	26	25	24	20	19	15	14	12	11	7	6	0	_
]		rs1		funct3		rd		opcode		I-type			
in	11:11:1	5]			rs2	rs	:1	fun	ct3	imm	[4:0]	opc	ode	S-type

- 12-bit immediate fields
- 32 (RV32I) / 64 (RV64I) bit addresses

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
				imn	n[31:12]					r	d	opo	code	U-type
				imn	1[31:12]					r	d	011	0111	LUI
				imn	n[31:12]					r	d	001	0111	AUIPC

LUI: rd = *signext*(imm << 12)

AUIPC: rd = pc + signext(imm << 12)

(*) LUI and AUIPC instructions (2)

```
\# x10 = 0x04c11db7
lui x10, 0x04c12
addi x10, x10, -585 # 0xfffffdb7
lui x10, %hi(0x04c11db7)
addi x10, x10, %lo(0x04c11db7)
li x10, 0x04c11db7 # pseudo-instruction
```

(*) LUI and AUIPC instructions (3)

```
# let the assembler (and the linker)
# calculate addresses
lui x10, %hi(data label)
lw x11, %lo(data label)(x10)
auipc x10, %pcrel hi(data label)
lw x11, %pcrel lo(data label)(x10)
1w x11, data label # pseudo-instruction
sw x12, data label # pseudo-instruction
```

(*) LUI and AUIPC instructions (4)

```
# let the assembler (and the linker)
# calculate addresses
auipc x10, %pcrel_hi(data_label)
addi x10, x10, %pcrel_lo(data_label)

la x10, data label # pseudo-instruction
```

(*) LUI and AUIPC instructions (5)

```
# auipc+jalr pair
auipc x1, %pcrel_hi(target)
jalr x1, x1, %pcrel_lo(target)

call target # pseudo-instruction
# Note: link-time optimization
```

Other base instructions (1)

- SLT[I][U]
 - SLT[U]: rd = (rs1 < rs2 ? 1 : 0) (R-type)
 - SLTI[U]: rd = (rs1 < signext(imm)? 1:0) (I-type)

Other base instructions (2)

- ECALL is used to make a request to the supporting execution environment, which is usually an OS
- EBREAK is used by debuggers

```
li x10, 17
li x11, 0
ecall
```

(*) Other base instructions (3)


- FENCE is used to order device I/O and memory accesses
- FENCE.I is used to synchronize the instruction and data streams

(*) Other base instructions (4)

- CSRRW(I), CSRS(I), CSRC(I) atomically readmodify-write control and status registers
 - CSR = <u>c</u>ontrol and <u>s</u>tatus <u>r</u>egisters
 - RW = atomic read and write
 - RC/RS = atomic read and clear/set bits
- CSRs
 - 3 mandatory 64-bit CSRs in RV32I and RV64I
 - cycle/wall-clock real time/instruction counters
 - No mandatory CSRs in RV32E

Integer multiplication and division

- using subroutines
- the "M" standard extension
 - additional instructions



```
mul x12, x10, x11 # x13:x12 = x10 * x11 mulh x13, x10, x11 #
```

(*) Floating point operations

- using subroutines
- the "F"/"D"/"Q" standard extension
 - 32 floating-point <u>registers</u>, each 32/64/128 bits wide (single/double/quad precision)
 - fcsr floating-point control and status register
 - additional instructions
 - load/store
 - computational
 - conversion/move
 - compare
 - classify

(*) "C" Standard Extension for Compressed Instructions

- can be added to any of the base ISAs (RV32, RV64, RV128)
- reduces *static and dynamic* code size by adding short 16-bit instruction encodings for common operations
 - typically, 50%–60% of the RISC-V instructions in a program can be replaced, resulting in a 25%–30% code-size reduction
- freely intermixed with 32-bit instructions
- 8 compressed instructions formats
 - limited instruction set
 - the immediate is small
 - specific registers are used (x0, x1, x2, x8-x15, f8-f15)
 - rd and rs1 are identical (2-operand instructions)
- instructions are 2-byte aligned