
Computer Architecture HW 2

1-bit Full Adder:



A B CIn			Sum	COut	Expected Output
0	0	0	0	0	0 0
0	0	1	1	0	1 0
0	1	0	1	0	1 0
0	1	1	0	1	0 1
1	0	0	1	0	1 0
1	0	1	0	1	0 1
1	1	0	0	1	0 1
1	1	1	1	1	1 1


Α	B CIn		Sum COut		Expected Output
0	0	0	0	0	0 0
0	0	1	1	0	10
0	1	0	1	0	10
0	1	1	0	1	0 1
1	0	0	1	0	10
1	0	1	0	1	0 1
1	1	0	0	1	0 1
1	1	1	1	1	11

Behavioral Adder

Structural Adder

\$iverilog —o adder adder.t.v \$vvp adder \$wavegtk adder.vcd

2-bit Decoder with Enable:




Behavioral Decoder

Structural Decoder

\$iverilog -o decoder decoder.t.v \$vvp decoder \$wavegtk decoder.vcd

4 Input Multiplexer:



Behavioral Multiplexer

Structural Multiplexer

\$iverilog -o multiplexer multiplexer.t.v \$vvp multiplexer \$wavegtk multiplexer.vcd