# **Benchmark Cache Performance Analysis**

Kyungchan Im

Grand Canyon University

Course number: CST - 307

Bill Hughes

Oct 2, 2022

#### **Benchmark Cache Performance Analysis**

In this documentation, it is divided into three sections: Assembly code, execution screenshot, and benchmark analysis. The requirement for this assignment is to check the miss penalty clock cycle time and average miss penalty for one word and four-word line size cache. Also, non-burst and burst transfer case for four-word cache line size are required to compare between the performance of non-burst and burst transfer. The assembly code given for this benchmark analyze and execute the calculation from the benchmark analysis part. The successful execution screenshot is given on the part two of this documentation, and finally the analysis part is listed on the part three.

#### **MIPS Assembly Code**

This MIPS assembly code is given from the class for this benchmark assignment. We modified and evaluated the .data value inside the file. The comments were edited for part of our assignment and calculated data.

## ---- Code Below Here -----

```
# Benchmark-Cache-Performance-Analysis.asm
# Author: William B Hurst
# Creation date: 2019Sep18
# this is a simple program that demonstrates
# how a computer system that utilizes 4-Byte Words
# can have significantly different Performance
# characteristics based on whether it uses
# Main Memory and Cache Data Transfer configurations of:
#1) One Block Word
#2) Four Block Words
#3) Non-Burst
#4) Burst
# from a computer system that utilizes:
#*) 4 byte words
# the system has the following characteristics
     Observed Miss Penalty Rates of
#*) 1 Clock Cycle to Read from Main Memory
#*) 3 clock Cycles to transfer the 4 blocks of data
# The program asks the user to input:
#*) One word block miss penalty rate
#*) Four word block miss penalty rate
# the data will be stored as follows in the program:
          $t0 - used to hold the first number
          $t1 - used to hold the second number
#
          $t2 - used to hold multiplication of $t0 * $t1
# Declaration of .text and main
# Set main as global declaration
.globl
          main
main:
li $v0, 4
                                # Prepare syscall for print
                                # assign address value on $a0 --> ProgramDesc
la $a0, programDesc
                                # syscall print
syscall
li $v0, 4
                                # Prepare syscall for print
la $a0, oWMissRateReq
                                # assign address value on $a0 --> oWMissRateReq
                                # syscall print
syscall
li $v0, 6
                                # Prepare syscall for reading a float value |code 6 = reading a float
```


syscall #	# syscall reading a float
	## store word from \$f0 into address oWordMissRate
li \$v0, 4 la \$a0, fWMissRateReq syscall	# Prepare syscall for print # assign address value on \$a0> fwMissRateReq
#li \$v0, 6 syscall	# Prepare syscall for reading a float value # syscall
s.s \$f0, fWordMissRate	# store word from \$f0 into address fWordMissRate
# perform the intended operation	n - multiply enalty_rate)(Miss_Penalty_Cycles)
# One Word Miss Penalty Calcu	lations
1 c \$f0 oWordMissRate	# load word into \$f0 from address oWordMissRate # load word into \$f1 from address oWordMissTime # Multiply two float point and result to one. # store word from \$f2 into address oWordMissAve
li \$v0, 4 la \$a0, oWordMissCalcOut syscall	# Prepare syscall for print # assign address value on \$a0> oWordMissCalcOut # Execute the syscall
	# Same step follows
li \$v0, 2 l.s \$f12, oWordMissRate	# Prepare syscall for print float   code 2 = print float # load float into \$f12 from address oWordMissRate # Execute
li \$v0, 4 la \$a0, oWordMissCTimeOut syscall	# Prepare printing oWordMissCTimeOut
"i \$v0, 2 l.s \$f12, oWordMissCTime syscall #	# Prepare syscall for printing float # load float into \$f12 from address oWordMissCTime
	# Same process code 4 = printing string
li \$v0, 2 l.s \$f12, oWordMissAve syscall	# Process for printing float stored in the oWordMissAve address
# Four Word (Non-Burst) Miss l	Penalty Calculations
	# Store the result of multiplied float value into nbfWordMissAve(\$f2) # Multiplication = fWordMissRate * nbfWordMissCTime
#li \$v0, 4 la \$a0, nbfWordMissCalcOut syscall	# Print the string stored in the nbfWordMissCalcOut
#	# Print the string stored in the nbfWordMissRateOut
	# Print the float stored in fWordMissRate

li \$v0, 4 la \$a0, nbfWordMissCTimeOut syscall							
	# Print the float stored in nbfWordMissCTime						
	# Print the string stored in nbfWordMissAveOut						
	# Print the float stored in nbfWordMissAve						
# Four Word (Burst) Miss Penal	Four Word (Burst) Miss Penalty Calculations						
	# Store the result of multiplied float value into bfWordMissAve(\$f2) # Multiplication = fWordMissRate * bfWordMissCTime						
**	# Print the	e string stored	in bfWordMissCalcOut address				
	# Print the string stored in bfWordMissRateOut address						
li \$v0, 2 1.s \$f12, fWordMissRate syscall	# Print the	e float stored in	n fWordMissRate address				
li \$v0, 4 la \$a0, bfWordMissCTimeOut syscall	# Print the	e string stored	in bfWordMissCTimeOut address				
	# Print the float stored in bfWordMissCTime address						
li \$v0, 4 la \$a0, bfWordMissAveOut syscall	# Print the string stored in bfWordMissAveOut address						
	# Print the float stored in bfWordMissAve address						
" i \$v0, 4 la \$a0, theEnd syscall	# PRint the string stored in theEnd address						
li \$v0, 10 syscall #	# Prepare syscall for terminate the program   code 10 = Exit # Execute						
.data #							
oWordMissRate: oWordMissCTime: oWordMissAve:	.float .float .float	0.12 5.0 0.6	# place answer to a here.				
#fWordMissRate:	.float	0.07					
#nbfWordMissCTime: .float nbfWordMissAve:	20.0 .float	1.4	# place answer to b here.				
bfWordMissCTime: .float	8.0		# place answer to c here.				

bfWordMissAve:	.float	0.56	
	izes' and from licies. Is compared hord Block)'. Icies comparenta Transfer.	s' through the 'C n: ere are: ed here are:	designed to demonstrate ache Miss Penalty Variances'
\n\n\tI DESPERATELY NEE \nI need for you to 'Please pro \nThose factors are:"	ED YOUR H	ELP!	
oWMissRateReq: .asciiz fWMissRateReq: .asciiz #	"\nPleas	e enter a (4-Wo	rd Block) Percent Miss Penalty Rate:\t " rd Block) Percent Miss Penalty Rate:\t "
oWordMissCalcOut: .asciiz "	, ,		\n\n_
\t One Word Block Miss	Penalty Calo	culation Results	1
#nbfWordMissCalcOut: .asciiz	"\nUsing .asciiz " "\nMaking y	g a One-Word E nthe (One-Wor our One-Word	clock Percent Miss Penalty Rate of: \t\t\t" d Block) Miss Penalty Cycle Time is: \t\t\t\t" Block Miss Penalty Average: \t\t\t\t\"
\t Four Word Block (Nor	n-Burst) Miss	s Penalty Calcul	======\n ation Results\n =======\n
# nbfWordMissRateOut: nbfWordMissCTimeOut:	.asciiz .asciiz " "\nMaking y	"\nUsing a F \nthe Four-Word	our-Word Block (Non-Burst) Percent Miss Penalty Rate of: \t\t"  Block (Non-Burst) Miss Penalty Cycle Time is: \t\t"  Block (Non-Burst) Miss Penalty Average: \t\t"
			n
t Four Word Block (Bur	st) Miss Pen	alty Calculation	Results\n ======\n"
#bfWordMissRateOut: .asciiz bfWordMissCTimeOut: bfWordMissAveOut: .asciiz #	"\nUsin asciiz " "\nMaking y	g a Four-Word I \nthe Four-Word our Four-Word	Block (Burst) Percent Miss Penalty Rate of: \t\t" d Block (Burst) Miss Penalty Cycle Time is: \t\t\t" Block (Burst) Miss Penalty Average: \t\t\t"
cflf: .asciiz "\n" theEnd: .asciiz "\n\n			
======================================			\n

## **Program Execution Screenshot**

This is the screenshot of the program running on QtSpim. The evaluation and result are listed on the console. The calculations and given data are listed below this documentation.



### **Benchmark Analysis**

With the assembly program "Benchmark-Cache-Performance-Analysis.asm", you now have a program that calculates 'Cache Miss Penalty Variances'

based on:

(1-Word Block Size) vs (4-Word Block Size) and

(NonBurst) vs (Burst) Data Transfer

The calculations for the  $Miss\_Penalty_{Clock\ Cycle\ Times(CCT)}$  are as follows:

Assume the following performance characteristics on a cache read miss: one clock cycle to access cache memory, one clock cycle to access main memory, and six clock cycles to transfer a 32-bit word to the processor and cache.

**a.** If the cache line size is one word, what is the miss penalty (i.e., additional time required for a read in the event of a read miss)?

For one word line size cache, there will be 5 clock cycles

Miss Penalty<sub>Clock\_Cycle\_Times</sub> = cache line size \* (Clock Cycle for sending address to main memory + clock cycle for transfer word)

Miss Penalty\_Clock\_Cycle\_Times = 1 \* (Clock Cycle for sending address to main memory + clock cycle for transfer word)

$$= 1 * (1 + 4)$$

= 5

**b.** What is the miss penalty if the cache line size is four words and a multiple, nonburst transfer is executed?

For four word line size cache, there will be 20 clock cycles when it is in non-burst transfer.

Miss Penalty Clock\_Cycle\_Times = (total line size cache) \* (Clock Cycle for sending address to main memory + transfer word)

Miss Penalty<sub>Clock\_Cycle\_Times</sub> = (4, since there's four word) \* (5, since one word required 5 total)= 4 \* 5= 20

**c.** What is the miss penalty if the cache line size is four words and a transfer is executed, with one clock cycle per word transfer?

For four word line size cache, there will be 8 clock cycle when it is burst transfer.

Miss Penalty Clock\_Cycle\_Times = (One clock cycle for send an address to main memory) + (Four clock cycle to access 32-bit word from main memory) + (Three clock cycle for accessing remaining words in main memory = 3 remain)

Miss Penalty  $Clock\_Cycle\_Times = 1 + 4 + 3$ 

 $Miss\ Penalty {\it Clock\_Cycle\_Times} = 8$ 

Your new assignment is to modify the "Benchmark-Cache-Performance-Analysis.asm" program so that it will fulfill these parameters:

You have a cache read miss penalty:

 1 clock cycle to access an address (cache and main memory), and 6 clock cycles to transfer the data You will also have to calculate the results using the following Miss Penalty Rates

- 1-block size Miss Penalty Rate of 12%
- 4-block size Miss Penalty Rate of 7%

Make the changes to the program, you have been provided, to conform to the requirements as they are listed above.

Put your Final Answers here:

- - a) Average Miss Penalty = One Block Miss Penalty Rate \* Miss Penalty Time

= 0.12 \* 5

= 0.6 clock cycles

- 2) 4-Block Size (nonBurst):.....1.4 clock cycles
  - a) Average Miss Penalty = Four Block Miss Penalty Rate \* Non-Burst Miss Penalty Time

= 0.07 \* 20

= 1.4 clock cycles

- 3) 4-Block Size (Burst):.....0.56 clock cycles
  - a) Average Miss Penalty = Four Block Miss Penalty Rate \* Burst Miss Penalty Time

= 0.07 \* 8

= 0.56 clock cycles