CSC3050 Project 2 Report

118010045 Cui Yuncong

March 2019

Contents

1	Bac	kground	3
	1.1	MIPS Architecture	3
	1.2	MIPS Instructions	3
	1.3	Verilog	4
2	Pro	ject Description	5
	2.1	Object	5
	2.2	Functions	5
3	Pro	ject Analysis	6
	3.1	General Thought	6
	3.2	Specific Steps	7
4	Tes	t	7

	4.1	File D	etails	7
	4.2	Virtua	l System Configuration	7
	4.3	Comp	ile and Execute	7
	4.4	Result		8
		4.4.1	Shift Left and Shift Right	8
		4.4.2	Multiply and Divide	9
		4.4.3	Addition and Subtraction	10
		4.4.4	Logical Operation	11
		4.4.5	Compare and Branch	12
		4.4.6	Save and Load	13
5	Solı	ıtion		13
	5.1	Imple	mentation	13
		5.1.1	Parameters (ALU.v)	13
		5.1.2	Parameters (test_ALU.v)	14
	5.2	Coro (Codo	1/1

1 Background

1.1 MIPS Architecture

MIPS is a load/store architecture (also known as a register-register architecture); except for the load/store instructions used to access memory, all instructions operate on the registers. There are multiple versions of MIPS: including MIPS I, II, III, IV, and V; as well as five releases of MIPS32/64 (for 32- and 64-bit implementations, respectively). The early MIPS architectures were 32-bit only; 64-bit versions were developed later.

1.2 MIPS Instructions

MIPS I has thirty-two 32-bit general-purpose registers (GPR). Register \$0 is hardwired to zero and writes to it are discarded. Register \$31 is the link register. For integer multiplication and division instructions, which run asynchronously from other instructions, a pair of 32-bit registers, HI and LO, are provided. There is a small set of instructions for copying data between the general-purpose registers and the HI/LO registers.

The program counter has 32 bits. The two low-order bits always contain zero since MIPS I instructions are 32 bits long and are aligned to their natural word boundaries.

Instructions are divided into three types: R, I and J. Every instruction starts with a 6-bit opcode. In addition to the opcode, R-type instructions specify three registers, a shift amount field, and a function field; I-type instructions specify two registers and a 16-bit immediate value; J-type instructions follow the opcode with a 26-bit jump target.

The following are the three formats used for the core instruction set:

Туре	-31-		form	nat (bits))	-0-	
R	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)	
I	opcode (6)	rs (5)	rt (5)		immediate (16)	
J	opcode (6)			address (26)			

Figure 1: MIPS Instruction Format

1.3 Verilog

Hardware description languages such as Verilog are similar to software programming languages because they include ways of describing the propagation time and signal strengths (sensitivity). There are two types of assignment operators; a blocking assignment, and a non-blocking assignment. The non-blocking assignment allows designers to describe a state-machine update without needing to declare and use temporary storage variables. Since these concepts are part of Verilog's language semantics, designers could quickly write descriptions of large circuits in a relatively compact and concise form. At the time of Verilog's introduction (1984), Verilog represented a tremendous productivity improvement for circuit designers who were already using graphical schematic capture software and specially written software programs to document and simulate electronic circuits.

A Verilog design consists of a hierarchy of modules. Modules encapsulate design hierarchy, and communicate with other modules through a set of declared input, output, and bidirectional ports. Internally, a module can contain any combination of the following: net/variable declarations (wire, reg, integer, etc.), concurrent and sequential statement blocks,

and instances of other modules (sub-hierarchies). Sequential statements are placed inside a begin/end block and executed in sequential order within the block. However, the blocks themselves are executed concurrently, making Verilog a dataflow language.

Verilog's concept of 'wire' consists of both signal values (4-state: "1, 0, floating, undefined") and signal strengths (strong, weak, etc.). This system allows abstract modeling of shared signal lines, where multiple sources drive a common net. When a wire has multiple drivers, the wire's (readable) value is resolved by a function of the source drivers and their strengths.

2 Project Description

2.1 Object

The Arithmetic and Logic Unit(ALU) is to do math co-processing. This program uses verilog to complete it.

2.2 Functions

The diagram has test bench. The CPU get information from the instruction and find the data flow of each instruction. However, in the ALU module, the input is sometimes not only rely on the instructions. Therefore, the test bench should also contain the value of relevant registers.

From test bench to the register, with different kind of instructions, send different things to the ALU module. At least show the value of these registers in the diagram. Other important value in the data flow can be also displayed. The flag registers includes zero flag, negative flag and overflow flag. The negative flag will appear when doing subtraction with unsigned values or other arithmetic with signed values. In the additional part, there may be overflow and the overflow detection will better improve our ALU module. The zero flag can easily decide the changing of pc in the instructions like bne, beq.




Figure 2: Block Diagram

3 Project Analysis

3.1 General Thought

Generally, MIPS assembly language has three kinds of instructions, which are R, I and J format. Different kinds instruction has different formats to write; therefore, the general idea of the project is that separate the instructions into specific kinds and test them respectively.

3.2 Specific Steps

The ALU.v firstly preprocesses the instructions, extract the operation and function code.

Then simulate and process the instruction separately.

At last, display the test results.

4 Test

4.1 File Details

Source Code Filename: ALU.v test_ALU.v

4.2 Virtual System Configuration

VMware Workstation version: VMware Workstation 15.5 Pro

System: Linux version 5.0.0-31-generic (buildd@lcy01-amd64-010) (gcc version 8.3.0 (Ubuntu

8.3.0-6ubuntu1)) #33-Ubuntu SMP Mon Sep 30 18:51:59 UTC 2019

4.3 Compile and Execute

Compile: \$ iverilog -o ALU ALU.v test_ALU.v

Demonstrate: \$ vvp ALU

4.4 Result

4.4.1 Shift Left and Shift Right

	MIPS_SLL TEST	
instruction	parameter	flag
struction : op : func	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	zero : neg :overflo
xxxxxxxx : xx : xx	[xxxxxxxx:xxxxxxxx:xxxxxxxxxxxxxxxxxxx	
00011040 : 00 : 00	xxxxxxxx:dddddddd:bbbbbbba:xxxxxxxx ddddddd:00000001:bbbbbbba:xxxxxxxx	
00011080 : 00 : 00	xxxxxxxx:dddddddd:77777774:xxxxxxxx ddddddd:00000002:77777774:xxxxxxxx	
00011040 : 00 : 00	xxxxxxx:40404040:80808080:xxxxxxxx 40404040:00000001:80808080:xxxxxxxxx	
00011100 : 00 : 00	xxxxxxx:40404040:04040400:xxxxxxxx 40404040:00000004:04040400:xxxxxxxx	
	MIPS_SRL TEST	
instruction	1 nanamatan	flag
truction : op : func	parameter gr1 : gr2 : c : imm reg A : reg B : reg C : Imm	zero : neg :overflo
00011042 : 00 : 02	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm xxxxxxxx:dddddddd:6eeeeee:xxxxxxxx dddddddd:00000001:6eeeeeee:xxxxxxxxx	
00011042 : 00 : 02	xxxxxxx:dddddddd:3777777;xxxxxxxx ddddddd:0000002:3777777;xxxxxxxx	
00011042 : 00 : 02	xxxxxxx:40404040:20202020:xxxxxxxx 40404040:00000001:20202020:xxxxxxxxx	
00011102 : 00 : 02	xxxxxxx:40404040:04040404:xxxxxxx 40404040:00000004:04040404:xxxxxxxx	
	MIPS_SRA TEST	
instruction	parameter	flag
truction : op : func		zero : neg :overfl
	xxxxxxxx:dddddddd:eeeeeee:xxxxxxxx ddddddd:00000001:eeeeeee:xxxxxxxx	
00011083 : 00 : 03 00011043 : 00 : 03	xxxxxxxx:dddddddd:b7777777:xxxxxxxx dddddddd:00000002:b7777777:xxxxxxxx xxxxxxxx:40404040:20202020:xxxxxxxx 40404040:0000001:20202020:xxxxxxxxx	
	xxxxxxxx:40404040:04040404:xxxxxxxxx	
	MIPS_SLLV TEST	
instruction	parameter	flag
truction : op : func		zero : neg :overflo
00011004 : 00 : 04	00000001:dddddddd:bbbbbba:xxxxxxxx dddddddd:00000001:bbbbbba:xxxxxxxx	
00011004 : 00 : 04	00000002:dddddddd:77777774:xxxxxxxx ddddddd:00000002:77777774:xxxxxxxx	
00011004 : 00 : 04		
00011004 : 00 : 04	00000002:dddddddd:77777774:xxxxxxxx ddddddd:0000002:77777774:xxxxxxxx	
00011004 : 00 : 04 00011004 : 00 : 04	00000002:dddddddd:77777774:xxxxxxxx ddddddd:00000002:77777774:xxxxxxxx MIPS_SRLV TEST parameter pr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	0 : 0 : 0
00011004 : 00 : 04 00011004 : 00 : 04 	00000002:dddddddd:77777774:xxxxxxxx dddddddd:0000002:77777774:xxxxxxxx	0 : 0 : 0
00011004 : 00 : 04 00011004 : 00 : 04 	00000002:dddddddd:77777774:xxxxxxxx ddddddd:00000002:77777774:xxxxxxxx MIPS_SRLV TEST parameter pr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	0 : 0 : 0
00011004 : 00 : 04 00011004 : 00 : 04 	00000002:dddddddd:77777774:xxxxxxxx dddddddd:0000002:77777774:xxxxxxxx	0 : 0 : 0
00011004 : 00 : 04 00011004 : 00 : 04 	O0000002:dddddddd:77777774:xxxxxxxx ddddddd:0000002:77777774:xxxxxxxx MIPS_SRLV TEST	0 : 0 : 0
00011004 : 00 : 04 00011004 : 00 : 04 instruction truction : op : func 00011006 : 00 : 06 00011006 : 00 : 06	MIPS_SRLV TEST	flag zero : neg :overflo 0 : 0 : 0 0 : 0 : 0 flag zero : neg :overflo
00011004 : 00 : 04 00011004 : 00 : 04 instruction truction : op : func 00011006 : 00 : 06 00011006 : 00 : 06	MIPS_SRLV TEST	flag zero : neg :overflo 0 : 0 : 0 0 : 0 : 0 flag zero : neg :overflo control : 0 flag zero : neg :overflo control : 0 flag zero : neg :overflo control : 0 c

Figure 3: sll, sllv, srl, srlv, sra, srav

4.4.2 Multiply and Divide



Figure 4: mult, multu, div, divu

MIPS_ADDI TEST			
parameter		fla	g
		neg	:overflow
	0 :	0	
	0 :	0	: 1
		1	: 1
		1	: 0
00000:00000000:00000000:xxxxxxxx 0000000:0000000:00000000	1 :	0	: 0
MIPS_ADDIU TEST			
parameter		f1a	a
	zero :		
00011:00000000:00000022:xxxxxxxx 00000011:00000011:00000022:xxxxxxxx		o	
00001:00000000:80008012:xxxxxxxx 80000001:00008011:80008012:xxxxxxxx			
Fffff:00000000:80000010:xxxxxxxx 7fffffff:00000011:80000010:xxxxxxxx			
00001:00000000:f0000012:xxxxxxxx f0000001:00000011:f0000012:xxxxxxxx		1	
00000:00000000:00000000:xxxxxxxx 00000000	1 :	0	: 0
000 Ff 000 Ff 000 Ff	parameter	parameter	parameter

Figure 5: addi, addiu

4.4.3 Addition and Subtraction

	MIPS ADD TEST			-	
	MIL2_WOU IE21				
instruction	parameter			fla	ıg
	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm				:overflow
	00000011:00000011:00000022:xxxxxxxx 00000011:00000011:00000022:xxxxxxxx				
	affffffb:bfffffffffffffa:xxxxxxxx affffffb:bffffffffffffa:xxxxxxxxx	0		0	: 1
	7ffffffb:7f9f1fff:ff9f1ffa:xxxxxxxxx 7ffffffb:7f9f1fff:ff9f1ffa:xxxxxxxxx			1	: 1
00011020 : 00 : 20 00011020 : 00 : 20	fffffffb:00000002:fffffffd:xxxxxxxx fffffffb:00000002:fffffffd:xxxxxxxx 00000000:00000000:00000000:xxxxxxxx 00000000	0 1		1	: 0
00011020 : 00 : 20	100000000.00000000.00000000.00000000.0000				. •
	MIPS_ADDU TEST				
instruction	parameter			f1a	10
	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	zero	: n		:overflow
	00000011:00000011:00000022:xxxxxxxx 00000011:00000011:00000022:xxxxxxxxx	0		0	: 0
	affffffb:bfffffff:6ffffffa:xxxxxxxx affffffb:bfffffff:6ffffffa:xxxxxxxxx			0	: 0
00011021 : 00 : 21	7ffffffb:7f9f1fff:ff9f1ffa:xxxxxxxxx 7ffffffb:7f9f1fff:ff9f1ffa:xxxxxxxxx			1	
00011021 : 00 : 21	fffffffb:00000002:fffffffd:xxxxxxxx ffffffb:00000002:fffffffd:xxxxxxxx				
00011021 : 00 : 21	00000000:000000000:00000000:xxxxxxxx				
	MIPS_SUB TEST				
instruction	parameter			fla	
instruction : op : func	qr1 : qr2 : c : imm req_A : req_B : req_C : Imm	zero			:overflow
	00000011:00000011:00000000:xxxxxxxxx 00000011:00000011:00000000:xxxxxxxxx		: '	0	
	00000002:0000000c:fffffff6:xxxxxxxx 00000002:000000c:fffffff6:xxxxxxxx			1	: 0
00011022 : 00 : 22	7ffffffb:bfffffff:bfffffc:xxxxxxxx 7ffffffb:bfffffff:bfffffc:xxxxxxxx			ī	: 1
00011022 : 00 : 22	bffffffb:7fffdfff:40001ffc:xxxxxxxx bffffffb:7fffdfff:40001ffc:xxxxxxxx	0		0	: 1
00011022 : 00 : 22	[00000000:00000000:00000000:xxxxxxxx 00000000				
	MIPS_SUBU TEST				
instruction	parameter			f1a	ıg
instruction : op : func	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	zero	: r	neg	:overflow
00011023 : 00 : 23	00000011:00000011:00000000:xxxxxxxx 00000011:00000011:00000000:xxxxxxxx				
00011023 : 00 : 23	00000002:0000000c:fffffff6:xxxxxxxx 00000002:0000000c:fffffff6:xxxxxxxx				
00011023 : 00 : 23	7ffffffb:bfffffff:bffffffc:xxxxxxxxx 7ffffffb:bfffffffc:xxxxxxxxx				
00011023 : 00 : 23	bffffffb:7fffdfff:40001ffc:xxxxxxxx bffffffb:7fffdfff:40001ffc:xxxxxxxx				
00011023 : 00 : 23	00000000:00000000:00000000:xxxxxxxx 00000000			0	

Figure 6: add, addu, sub, subu

	MIPS_ADDI TEST	
instruction	parameter	flag
instruction : op : func	gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm	zero : neg :overflow
20000011 : 08 : 11	00000011:00000000:00000022:xxxxxxxx 00000011:00000011:00000022:xxxxxxxx	0 : 0 : 0
20008011 : 08 : 11	80000001:00000000:7fff8012:xxxxxxxx 80000001:00008011:7fff8012:xxxxxxxx	
20000011 : 08 : 11	7fffffff:00000000:80000010:xxxxxxxxx 7fffffff:00000011:80000010:xxxxxxxxx	0 : 1 : 1
20000011 : 08 : 11	f0000001:00000000:f0000012:xxxxxxxx f0000001:00000011:f0000012:xxxxxxxx	0 : 1 : 0
20000000 : 08 : 00	00000000:00000000:00000000:xxxxxxxx 00000000	1 : 0 : 0
	MIPS_ADDIU TEST	
instruction	parameter	flag
instruction : op : func	arl : ar2 : c : imm rea_A : rea_B : rea_C : Imm	zero : neg :overflow
24000011 : 09 : 11	00000011:00000000:00000022:xxxxxxxxx 00000011:00000011:00000022:xxxxxxxxx	0 : 0 : 0
24008011 : 09 : 11	80000001:00000000:80008012:xxxxxxxx 80000001:00008011:80008012:xxxxxxxx	0:1:0
24000011 : 09 : 11	7fffffff:00000000:80000010:xxxxxxxx 7fffffff:00000011:80000010:xxxxxxxx	0:1:0
24000011 : 09 : 11	[f0000001:00000000:f0000012:xxxxxxxx f0000001:00000011:f0000012:xxxxxxxxx	0:1:0
24000000 : 09 : 00	00000000:00000000:00000000:xxxxxxx 00000000	1 : 0 : 0

Figure 7: addi, addiu

4.4.4 Logical Operation

MIPS_AND TEST
instruction parameter flag instruction : op : func gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm zero : neg :overflow 00011024 : 00 : 24 00001111:00001010:00001010:xxxxxxxxx 00001111:00001010:00001010:xxxxxxxxx 0 : 0 : 0
MIPS_OR TEST
instruction parameter flag instruction : op : func gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm zero : neg :overflow 00011025 : 00 : 25 00001111:00001010:00001111:xxxxxxxxx 00001111:00001010:00001111:xxxxxxxxx 0 : 0 : 0
MIPS_XOR TEST
instruction parameter flag instruction : op : func gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm zero : neg :overflow 00011026 : 00 : 26 00001111:00001010:00000101:xxxxxxxxx 00001111:00001010:00000101:xxxxxxxx 0 : 0 : 0
MIPS_NOR TEST
instruction parameter flag instruction : op : func gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm zero : neg :overflow 00011027 : 00 : 27 00001111:00001010:ffffeeee:xxxxxxxxx 00001111:00001010:ffffeeee:xxxxxxxxx 0 : 0 : 0

Figure 8: and, xor, or, nor

MIPS_ANDI TEST	
parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00001111:00001010:00000101:xxxxxxxxx 00001111:00000101:00000101:xxxxxxxxx	
MIPS_ORI TEST	
parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00001111:00000000:00001111:xxxxxxxxx 00001111:00000101:00001111:xxxxxxxxx	
MIPS_XORI TEST	
parameter grl : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00001111:0000000:00001010:xxxxxxxxx	

Figure 9: andi, xori, ori

4.4.5 Compare and Branch

	MIPS_SLT TEST				
0001102a : 00 : 2a 0001102a : 00 : 2a	parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00000011:00000001:000000001:00000001:000000	0 0 0		0	:overflo
	MIPS_SLTU TEST				
0001102b : 00 : 2b 0001102b : 00 : 2b	parameter parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00000011:00000001:000000001:00000001:000000	0 0 0	: r	0	:overflo
	MIPS_BEQ TEST				
	parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm		: r		
	MIPS_BNE TEST				
	parameter gr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm 00000011:00000011:00000000:xxxxxxxxx 00000011:00000011:000000000:xxxxxxxxx 00000011:00000001:000000ff:xxxxxxxxx 00000011:0000000ff:xxxxxxxxx		: r	0	

Figure 10: slt, sltu, beq, bne

MIPS_SLTI TEST							
28000101 : Oa : 01 0	parameter parame	0 : 0 : 0					
	MIPS_SLTIU TEST						
	parameter pgr1 : gr2 : c : imm reg_A : reg_B : reg_C : Imm p0001111:00000000:000000000000000000000	0 : 0 : 0					

Figure 11: slti, sltiu

4.4.6 Save and Load

Figure 12: slw,

5 Solution

5.1 Implementation

5.1.1 Parameters (ALU.v)

output signed[31:0] c: The result for output.

output zero: The zero flag for output.

output overflow: The overflow flag for output.

output neg: The negative flag for output.

input signed[31:0] imm: Immediate number for input.

input signed[31:0] i_datain: Instruction for input.

input signed[31:0] gr1: Parameter 1 for input.

input signed[31:0] gr2: Parameter 2 for input.

reg[5:0] opcode: Operation code.

reg[5:0] func: Function code.

reg zf = 0: The zero flag for output.

```
reg nf = 0 : The negative flag for output.

reg of = 0 : The overflow flag for output.

reg[31:0] reg_A: Register parameter A.

reg[31:0] reg_B: Register parameter B.

reg[31:0] reg_C: Register parameter C.

reg[31:0] Imm: Immediate number.
```

5.1.2 Parameters (test_ALU.v)

```
reg[31:0] i_datain: Instruction.

reg[31:0] gr1: Parameter 1.

reg[31:0] gr2: Parameter 2.

reg[31:0] imm: Immediate number.

wire[31:0] c: Test result.

wire zero: The zero flag.

wire overflow: The overflow flag.

wire neg: The negative flag.
```

5.2 Core Code

```
pegin

pegin

procedure = i_datain[31:26];

func = i_datain[5:0];
```

```
5
6 case (opcode)
  6'b001000: ____//_addu: _Addition_immediate_(with_overflow)
  ⊔⊔⊔⊔begin
  uuuuuuureg_Au=ugr1;
  _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000\_0000\_0000, i\_datain[15:0]\};
            reg_C = $signed(reg_A) + $signed(reg_B[15:0]);
11
            if (~(reg_A[31] ^ reg_B[15]) && (reg_C[31] ^ reg_A[31]))
12
                 of = 1;
13
            else
                 of = 0;
15
            if (reg_C == 0)
16
                 zf = 1;
17
            else
18
                 zf = 0;
19
            if (reg_C[31] == 1)
20
                 nf = 1;
            else
22
                 nf = 0;
       end
24
  \sqcup \sqcup \sqcup \sqcup \sqcup begin
```

```
\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr1;
    _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000_0000_0000_0000, i_datain[15:0]\};
                   reg_C = $unsigned(reg_A) + $unsigned(reg_B[15:0]);
                   of = 0;
30
                   if (reg_C == 0)
31
                          zf = 1;
32
                   else
33
                          zf = 0;
                   if (reg_C[31] == 1)
35
                          nf = 1;
                   else
37
                          nf = 0;
38
           end
39
    6'b001100:\square\square\square//\squareandi:\squareAND\squareimmediate
    ⊔⊔⊔⊔begin
    \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr1;
    _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000_0000_0000_0000, i_datain[15:0]\};
                   reg_C = reg_A & reg_B;
44
                   of = 0;
                   zf = 0;
46
                   nf = 0;
47
           end
48
```

```
6'b001101: \square\square\square//\square ori: \square OR \square immediate
    ⊔⊔⊔⊔begin
    uuuuuuureg_Au = ugr1;
    _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000\_0000\_0000, i\_datain[15:0]\};
                     reg_C = reg_A | reg_B;
53
                     of = 0;
54
                     zf = 0;
55
                     nf = 0;
             end
57
    6'b001110:_{\square\square\square}//_{\square}xori:_{\square}XOR_{\square}immediate
    ⊔⊔⊔⊔begin
59
    _{\cup\cup\cup\cup\cup\cup\cup} reg_A_{\cup}=_{\cup}gr1;
    _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000_0000_0000_0000, i_datain[15:0]\};
                     reg_C = reg_A ^ reg_B;
62
                     of = 0;
63
                     zf = 0;
                     nf = 0;
             end
66
    6'b000100: \square\square\square//\square beq: \square Branch \square on \square equal
    ⊔⊔⊔⊔begin
    \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr1;
   \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr2;
```

```
UUUUUUU ifu(reg_Au==ureg_B)
  else
                reg_C = 32'b0;
74
  \cup \cup \cup \cup \cup \cup \cup \circ f \cup = \cup 0;
  uuuuuuuzfu=u0;
  _{\cup\cup\cup\cup\cup\cup\cup}nf_{\cup}=_{\cup}0;
  ⊔⊔⊔⊔end
  6'b000101:
               // bne: Branch on not equal
       begin
           reg_A = gr1;
           reg_B = gr2;
           if (reg_A != reg_B)
                reg_C = {16'b0000_0000_0000_0000, _i_datain[15:0]};
  uuuuuuuelse
  uuuuuuuuuureg_Cu=u32'b0;
           of = 0;
           zf = 0;
           nf = 0;
       end
90
  6'b100011:\square\square\square//\squarelw:\squareLoad\squareword
  ⊔⊔⊔⊔begin
```

```
uuuuuuureg_Au=ugr1;
     \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr2;
     _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} \operatorname{reg}_{C_{\sqcup} = \sqcup} \{16, b0000, 0000, i, datain[15:0]\};
            end
 96
     6'b101011: ____//_sw: _Store word
     ⊔⊔⊔⊔begin
     _{\cup\cup\cup\cup\cup\cup\cup} reg_A_{\cup}=_{\cup}gr1;
     \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup = \sqcup gr2;
     _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} \operatorname{reg}_{C_{\sqcup} = \sqcup} \{16, b0000, 0000, 0000, i_datain[15:0]\};
101
            end
     6'b001010:_{\square\square\square}//_{\square}slti:_{\square}Set_{\square}less_{\square}than_{\square}immediate
     ⊔⊔⊔⊔begin
104
     uuuuuuureg_Au=ugr1;
     _{\sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup} reg_B_{\sqcup} = _{\sqcup} \{16, b0000\_0000\_0000\_0000, i\_datain[15:0]\};
106
                    if (reg_A[31] && reg_B[15])
107
                           reg_C = (reg_A[30:0] >= reg_B[14:0]);
108
                    else if (~(reg_A[31] || reg_B[15]))
                           reg_C = (reg_A[30:0] < reg_B[14:0]);
110
                    else if (reg_A[31])
111
                           reg_C = 32'b1;
112
     uuuuuuuelse
113
    uuuuuuuuuureg_Cu=u32'b0;
```

```
of = 0;
115
                                                               zf = 0;
116
                                                               nf = 0;
117
                                        end
118
                _{\text{\tiny $\square\square\square\square$}} \texttt{begin}
120
                uuuuuuureg_Au = ugr1;
121
                \label{eq:local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_
                                                               reg_C = $unsigned(reg_A) < $unsigned(reg_B);</pre>
123
                                                               of = 0;
124
                                                               zf = 0;
125
                                                               nf = 0;
126
                                        end
127
                6,p000000:
                ⊔⊔⊔⊔begin
129
                UUUUUUU case (func)
130
                ппппппп 6, р000000:
                                                                                                                              // sll: Shift left logical
                                                                                       begin
132
                                                                                                               reg_A = gr2;
133
                                                                                                              reg_B = i_datain[10:6];
134
                                                                                                              reg_C = reg_A << reg_B;</pre>
135
                                                                                                              of = 0;
136
```

```
zf = 0;
137
                 nf = 0;
138
              end
          6'b000100: ____//_sllv: _Shift_left_logical_variable
140
  uuuuuuuubegin
141
  uuuuuuuuuuuureg_B_u=ugr1;
  uuuuuuuuuuureg_Cu=ureg_Au<<ureg_B;
  ____of__=_0;
145
  ____zf_=_0;
 uuuuuuuuuuuuunfu=u0;
  uuuuuuuuuend
148
  עוווים 6'b000011: // sra: Shift right arithmetic
              begin
150
                 reg_A = gr2;
151
                 reg_B = i_datain[10:6];
152
                 reg_C = reg_A >> reg_B;
                 reg_C = {reg_A[31:31], reg_C[30:0]};
154
                 of = 0;
                 zf = 0;
156
                 nf = 0;
157
              end
158
```

```
6'b000111: ____//_srav: _Shift_right_arithmetic_variable
159
  uuuuuuuuubegin
  uuuuuuuuureg_Au=ugr2;
  uuuuuuuuuuuureg_B_u=ugr1;
  uuuuuuuuuureg_Cu=ureg_Au>>ureg_B;
163
  ____reg_C[30:0]};
  uuuuuuuuuuuuuofu=u0;
165
  uuuuuuuuuuunfu=u0;
167
  uuuuuuuuuend
  עווויוים 6'b000010: // srl: Shift right logical
169
              begin
170
                  reg_A = gr2;
171
                  reg_B = i_datain[10:6];
                  reg_C = reg_A >> reg_B;
173
                  of = 0;
174
                  zf = 0;
                  nf = 0;
176
              end
          6'b000110:\square\square\square//\squaresrlv:\squareShift\squareright\squarelogical\squarevariable
178
  uuuuuuuubegin
179
  uuuuuuuuuuureg_Au=ugr2;
```

```
uuuuuuuuuuuuureg_B_u=ugr1;
  uuuuuuuuuuureg_Cu=ureg_Au>>ureg_B;
  uuuuuuuuuuuuofu=u0;
  ____zf_=_0;
  ____nf_=_0;
  uuuuuuuuuuend
  עווויווים 6'b100000: // add: Addition (with overflow)
              begin
188
                  reg_A = gr1;
189
                  reg_B = gr2;
                  reg_C = $signed(reg_A) + $signed(reg_B);
191
                  if (("(reg_A[31] ^ reg_B[31])) && (reg_C[31] ^ reg_A[31])
192
                      of = 1;
193
                  else
                      of = 0;
195
                  if (reg_C == 0)
196
                      zf = 1;
                  else
198
                      zf = 0;
                  if (reg_C[31] == 1)
200
                      nf = 1;
201
                  else
202
```

```
nf = 0;
203
                                                   end
204
                                     6'b100001: ____//_addu: _Addition_ (without_overflow)
         uuuuuuuuubegin
206
         uuuuuuuuuuureg_A_u = ugr1;
       uuuuuuuuuuuureg_Bu=ugr2;
        ____reg_C_=_$unsigned(reg_A)_+_$unsigned(reg_B);
      uuuuuuuuuuuuuifu(reg_C<sub>U</sub>==<sub>U</sub>0)
       ____zf_=_1;
      uuuuuuuuuuuelse
      ____zf__=_0;
      ____if_(reg_C[31]_==_1)
_{216} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{11} _{1
        uuuuuuuuuuelse
      ____nf__=_0;
^{219} UUUUUUUUU end
         עוווים 6'b100010: // sub: Subtract (with overflow)
220
                                                  begin
                                                                reg_A = gr1;
222
                                                                reg_B = gr2;
                                                                reg_C = $signed(reg_A) - $signed(reg_B);
224
```

```
if ((reg_A[31] ^ reg_B[31]) && (reg_A[31] ^ reg_C[31]))
225
                   of = 1;
226
                else
                   of = 0;
228
                if (reg_C == 0)
                   zf = 1;
230
                else
231
                   zf = 0;
232
                if (reg_C[31] == 1)
233
                   nf = 1;
                else
235
                   nf = 0;
236
            end
237
         6'b100011:_{\square\square\square}//_{\square}subu:_{\square}Subtract_{\square}(without_{\square}overflow)
  uuuuuuuubegin
  _{^{241}} uuuuuuuuuuureg_Bu=ugr2;
  ____of_=_0;
____zf_=_1;
 uuuuuuuuuuuelse
```

```
____zf_=_0;
 ____if_(reg_C[31]_==_1)
  uuuuuuuuuuelse
  uuuuuuuuuuend
  עוווים 6'b011010: // div: Divide (with overflow)
            begin
254
                reg_A = gr1;
255
                reg_B = gr2;
                reg_C = $signed(reg_A)/ $signed(reg_B);
257
                of = 0;
258
                if (reg_C == 0)
259
                   zf = 1;
                else
261
                   zf = 0;
262
                if (reg_C[31] == 1)
                   nf = 1;
264
                else
                   nf = 0;
266
             end
267
         6'b011011: ___ // _divu: _Divide_ (without_overflow)
```

```
uuuuuuuuubegin
_{^{271}} uuuuuuuuuuuureg_B_=ugr2;
        \square \under \und
         ____nf__=_1;
276 UUUUUUUUUUUUU else
_{277} _{UUUUUUUUUUUUUUU}_{D}f_{U}=_{U}0;
         uuuuuuuuuuifu(reg_Cu==u0)
<sup>279</sup> .....zf.=.1;
         uuuuuuuuuuuelse
         uuuuuuuuuuuuuzfu=u0;
282 UUUUUUUUUU end
          עובוים 6'b011000: // mult: Multiply (with overflow)
                                                                begin
284
                                                                                  reg_A = gr1;
                                                                                  reg_B = gr2;
286
                                                                                  reg_C = reg_A * reg_B;
                                                                                  ex = reg_A * reg_B;
288
                                                                                  if (ex == reg_C)
289
                                                                                  begin
290
```

```
of = 0;
291
                   if (reg_C[31] == 1)
292
                      nf = 1;
                   else
294
                      nf = 0;
                   if (reg_C == 0)
296
                      zf = 1;
297
                   else
298
                      zf = 0;
299
               end
               else
301
                   of = 1;
302
            end
303
         6'b011001: ____//_multu: _Multiply_ (without_overflow)
  uuuuuuuuubegin
  uuuuuuuuuuuuureg_A_u = ugr1;
  uuuuuuuuuuuuureg_B_u=ugr2;
  308
  ____if_(reg_C[31]_==_1)
 ____nf__=_1;
  uuuuuuuuuuuelse
 ____nf__=_0;
```

```
uuuuuuuuuuuuifu(reg_Cu==u0)
uuuuuuuuuuuelse
 ____zf_=_0;
 ____of_=_0;
 uuuuuuuuuuend
^{318}
  ____6'b100100: // and: AND
           begin
320
               reg_A = gr1;
321
               reg_B = gr2;
322
               reg_C = reg_A & reg_B;
323
              of = 0;
324
               zf = 0;
325
               nf = 0;
           end
327
        6'b100101: ____//_or: __OR
328
  uuuuuuuubegin
  uuuuuuuuuuuuureg_A_u=ugr1;
330
 uuuuuuuuuuuuureg_B_u=ugr2;
332 UUUUUUUUUUUUUTeg_Cu=ureg_Au | ureg_B;
```

```
uuuuuuuuuuuuunfu=u0;
  uuuuuuuuuuend
336
  uuuuuuu 6'b100110: // xor: XOR
              begin
338
                  reg_A = gr1;
                  reg_B = gr2;
340
                  reg_C = reg_A ^ reg_B;
341
                 of = 0;
342
                  zf = 0;
343
                  nf = 0;
              end
345
          6'b100111: ____//_nor: _NOR
346
  uuuuuuuuubegin
  uuuuuuuuuuuuureg_A_u = ugr1;
  uuuuuuuuuureg_B_u = ugr2;
  uuuuuuuuuuureg_Cu=u~(reg_Au|ureg_B);
350
  ____of_=_0;
  352
  uuuuuuuuuuuuunfu=u0;
 uuuuuuuuuuend
354
  עווועווועוווום6'b101010: // slt: Set less than
              begin
356
```

```
reg_A = gr1;
357
                  reg_B = gr2;
358
                  if (reg_A[31] && reg_B[31])
                      reg_C = (reg_A >= reg_B);
360
                   else if (~(reg_A[31] || reg_B[31]))
                      reg_C = (reg_A < reg_B);
362
                   else if (reg_A[31])
363
                      reg_C = 32'b1;
364
  uuuuuuuuuuelse
365
  uuuuuuuuuuuuuuuuuuureg_Cu=u32'b0;
                  of = 0;
367
                  zf = 0;
368
                  nf = 0;
369
               end
          6'b101011: ULLU // Usltu: USet Lless Lthan Lunsigned
371
  uuuuuuuuubegin
  uuuuuuuuuuuureg_Au=ugr1;
  uuuuuuuuuuuureg_B_u = ugr2;
  uuuuuuuuuuureg_Cu=ureg_Au<ureg_B;
_{376} uuuuuuuuuuofu=_{\square}0;
  ____nf__=_0;
```

```
379 LILLILLILLILLILLIC end
380 LILLILLIC end
381 LILLIC end
382 endcase
383
384 end
```