
Computer Arch

Christian Gomez

4/20/22


Milestone 1

ImmGen:




Control:

	Signal Name	R-Format	I-Format	LW	SW	BEQ
Inputs	16	0	0	0	0	1
	15	1	0	0	1	1
	14	1	1	0	0	0
	13	0	0	0	0	0
	12	0	0	0	0	0
	I1	1	1	1	1	1
	10	1	1	1	1	1
Outputs	Memtoreg	0	1	1	X	X
	RegWrite	1	1	1	0	0
	MemRead	0	1	1	0	0
	MemWrite	0	1	0	1	0
	Branch	0	0	0	0	1



DRAM 16Mx32:



DRAM 64Mx32

