# Lab 2 Report

Name: Christian Han

UT EID: cjh3752

**Section: 15300** 

### **Checklist:**


#### Part 1 -


 Simulation waveforms for Part 1 for Structural as well as Behavioral modelling (Screenshots)


#### Part 2 -

- ii. Truth table of the function
- iii. Algebraic expression of the logic function
- iv. Logic circuit schematic
- v. Verilog codes for module and testbench for structural modelling
- vi. Simulation waveform for structural modelling (Screenshot)
- vii. Verilog codes for module and testbench for behavioral modelling
- viii. Simulation waveform for behavioral modelling (Screenshot)

**Note** —> The Verilog codes should be copied in your lab report, and the actual Verilog (.v) files need to be zipped and submitted as well on Canvas. You are not allowed to change your Verilog codes after final submission as the TAs may download the submitted codes from Canvas during checkouts. For the truth table, algebraic expression and circuit schematic, you are free to draw it on paper and then put the pictures in your lab report, but please make sure it is legible for the TAs to grade it properly.







#### **Structural Module**

```
`timescale 1ns / 1ps
module Mux_structural(
  input s1,
  input s0,
  input i0,
  input i1,
  input i2,
  input i3,
  output d
  );
  //defining wires for not signals
  wire s1_not, s0_not;
  //defining wires into or gate
  wire d0, d1, d2, d3;
  //instantiating not gates as per the schematic
  not n0 (s0_not, s0);
  not n1 (s1_not, s1);
  //instantiating and gates as per the schematic
  and g0 (d0, i0, s1_not, s0_not);
  and g1 (d1, i1, s1_not, s0);
  and g2 (d2, i2, s1, s0_not);
  and g3 (d3, i3, s1, s0);
  or g4 (d, d0, d1, d2, d3);
```

endmodule

## **Structural Testbench**

```
`timescale 1ns / 1ps
module tb_Mux_structural;
// Inputs to be defined as registers
reg s1;
reg s0;
reg i0;
reg i1;
reg i2;
reg i3;
// Outputs to be defined as wires
wire d;
// Instantiate the Unit Under Test (UUT)
Mux_structural uut (
  .s1(s1),
  .s0(s0),
  .i0(i0),
  .i1(i1),
  .i2(i2),
  .i3(i3),
  .d(d)
);
```

```
initial begin
// initialize inputs
s1 = 0;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
// wait 50ns for global reset to finish
#50;
s1 = 0;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
s1 = 0;
s0 = 0;
i0 = 1;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
```

s1 = 0;s0 = 1;i0 = 0; i1 = 0; i2 = 0; i3 = 0; *#50;* s1 = 0;s0 = 1; i0 = 0; i1 = 1;i2 = 0; i3 = 0; *#50;* s1 = 1;s0 = 0; i0 = 0; i1 = 0;i2 = 0; i3 = 0; *#50;* s1 = 1;s0 = 0; i0 = 0; i1 = 0;i2 = 1;


i3 = 0;

#50; s1 = 1; s0 = 1; i0 = 0; i1 = 0; i2 = 0; i3 = 0; #50; s1 = 1; s0 = 1; i0 = 0; i1 = 0; i2 = 0; i3 = 1;

## end

*#50;* 

## endmodule



## **Behavioral Module**

```
`timescale 1ns / 1ps
module Mux_behavioral(
  input s1,
  input s0,
  input i0,
  input i1,
  input i2,
  input i3,
  output reg d
  );
  always @(s1, s0, i0, i1, i2, i3)
  begin
  case ({s1, s0})
    2'b00 : d = i0;
    2'b01: d = i1;
    2'b10: d = i2;
    2'b11 : d = i3;
  endcase
  end
endmodule
```

#### **Behavioral Testbench**

```
`timescale 1ns / 1ps
module tb_Mux_behavioral;
// Inputs to be defined as registers
reg s1;
reg s0;
reg i0;
reg i1;
reg i2;
reg i3;
// Outputs to be defined as wires
wire d;
// Instantiate the Unit Under Test (UUT)
Mux_behavioral uut (
  .s1(s1),
  .s0(s0),
  .i0(i0),
  .i1(i1),
  .i2(i2),
  .i3(i3),
  .d(d)
);
```

```
initial begin
// initialize inputs
s1 = 0;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
// wait 50ns for global reset to finish
#50;
s1 = 0;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
s1 = 0;
s0 = 0;
i0 = 1;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
```

s1 = 0;s0 = 1;i0 = 0; i1 = 0; i2 = 0; i3 = 0; *#50;* s1 = 0;s0 = 1; i0 = 0; i1 = 1;i2 = 0; i3 = 0; *#50;* s1 = 1;s0 = 0; i0 = 0; i1 = 0;i2 = 0; i3 = 0; *#50;* s1 = 1;s0 = 0; i0 = 0; i1 = 0;i2 = 1;

i3 = 0;

*#50;* s1 = 1; s0 = 1;i0 = 0; i1 = 0; i2 = 0; i3 = 0; *#50;* s1 = 1;s0 = 1; i0 = 0; i1 = 0; i2 = 0; i3 = 1; *#50;* end

