Low-Power Contest: Slack-Driven Dual-Vth Assignment

Synthesis and Optimization of Digital Systems A.Y. 2015/16

Write a new TCL command to be integrated within Design Compiler that performs a Slack-driven Dual-Vth post-synthesis optimization. Such a command reduces leakage power by means of dual-Vth assignment while forcing the number of quasi-critical paths below a user-defined constraint. The figure below pictorially describes the behavior of the procedure.

Main arguments of the command are:

- -arrivalTime → the actual timing constraint the circuit has to satisfy after dual-Vth assignment [ns]
- -criticalPaths → the total number of timing paths that fall within a given slack window after the dual-Vth assignment [integer]
- -slackWin → is the slack window for critical paths [ns]

The command returns the list resList containing the following 4 items

item 0--> power-savings: % of leakage reduction w.r.t. the initial configuration;

item 1--> execution-time: difference between starting-time and end-time [seconds]*.

item 2--> lvt: % of LVT gates

item 3--> hvt: % of HVT gates

*Note: use the tcl clock command

SYNOPSIS

\$resList\$ leakage opt -arrivalTime \$at\$ -criticalPaths \$num\$ -slackWin \$time\$

res leakage_opt -arrivalTime 1 -criticalPaths 300 -slackWin 0.1

