



LAB2

The purpose of this lab is to create a half adder and full adder to perform arithmetic on binary numbers. They will then be utilized as components to create a 4-bit, 8-bit, and 16-bit adder.

Christian Rodrigues –
Petrie CDA3203 –
11/3/2022

Half Adder



HalfAdder_ChristianRodrigues.vhd

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY HalfAdder_ChristianRodrigues IS
5      PORT (A, B : IN STD_LOGIC;
6            Cout, S : OUT STD_LOGIC);
7  END HalfAdder_ChristianRodrigues;
8
9  ARCHITECTURE LogicFunc OF HalfAdder_ChristianRodrigues IS
10 BEGIN
11     S <= (A NAND A) NAND B) NAND ((B NAND B) NAND A);
12     Cout <= ((A NAND B) NAND (A NAND B));
13 END LogicFunc;
```

Quartus II

Full Compilation was successful (1 warning)

OK

Compiler Tool

Analysis & Synthesis: 100 % 00:00:04


Filter: 100 % 00:00:01

Assembler: 100 % 00:00:02

Classic Timing Analyzer: 100 % 00:00:01

Full Compilation: 100 % 00:00:08

Start Stop Report




Lab 2

Half Adder

Truth Table


A	B	Count	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Kmap




Sum $SOP = AB' + A'B$
 Count $SOP = AB$

NOT-AND-OR Circuit:




NAND Circuit



Sum $= ((A \text{ NAND } A) \text{ NAND } B) \text{ NAND } ((B \text{ NAND } B) \text{ NAND } A)$
 Count $= (A \text{ NAND } B) \text{ NAND } (A \text{ NAND } B)$

Half Adder



Full Adder

Truth Table:

A	B	C _{in}	C _{out}	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Kmaps


Sum Kmap:


AB \ C _{in}	0	1
00	0	1
01	1	0
11	0	1
10	1	0

C_{out} Kmap:

AB \ C _{in}	0	1
00	0	0
01	0	1
11	1	1
10	0	1

Sum SOP = $A'B'C_{in} + A'BC_{in}' + AB'C_{in} + ABC_{in}'$
 C_{out} SOP = $AB + BC_{in} + AC_{in}$





New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:

C:/Users/ftlisk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/

Project name: FullAdder_ChristianRodrigues

Top-level design entity: FullAdder_ChristianRodrigues

Number of files added: 0

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ATC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>

Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back

Next >

Finish

Cancel



Project Navigator

Files

- FullAdder_ChristianRodrigues.vhd
- FullAdder_ChristianRodrigues.vwf

Hierarchy | Files | Design Units

Tasks

Flow: Compilation

Task	Time
Compile Design	00:00:05
Analysis & Synthesis	00:00:02
Fitter (Place & Route)	00:00:01
Assembler (Generate programming files)	00:00:01
Classic Timing Analysis	00:00:01
EDA Netlist Writer	
Program Device (Open Programmer)	

FullAdder_ChristianRodrigues.vhd

```

1  LIBRARY ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY FullAdder_ChristianRodrigues IS
5      PORT (A, B, Cin : IN STD_LOGIC;
6            S, Cout : OUT STD_LOGIC);
7  END FullAdder_ChristianRodrigues;
8
9  ARCHITECTURE LogicFunc OF FullAdder_ChristianRodrigues IS
10 BEGIN
11     S <= (((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND ((A NAND (A NAND B)) NAND (B NAND (A
12     NAND B))) NAND Cin)) NAND ((Cin NAND ((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin)));
13     Cout <= ((A NAND B) NAND ((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin));
14 END LogicFunc;
    
```

Quartus II

Full Compilation was successful (1 warning)

OK

Compiler Tool

Analysis & Synthesis	Fitter	Assembler	Classic Timing Analyzer
100 %	100 %	100 %	100 %
00:00:02	00:00:01	00:00:01	00:00:01

Full Compilation

100 %

00:00:05

Start Stop Report

Messages



Type	Message
Info	Command: quartus_tan --read_settings_files=off --write_settings_files=off FullAdder_ChristianRodrigues -c FullAdder_ChristianRodrigues
Info	Started post-fitting delay annotation
Info	Delay annotation completed successfully
Warning	Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Info	Longest tpd from source pin "Cin" to destination pin "Cout" is 10.000 ns
Info	Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
Info	Quartus II Full Compilation was successful. 0 errors, 1 warning

System (4) | Processing (26) | Extra Info | Info (25) | Warning (1) | Critical Warning | Error | Suppressed | Flag

FullAdder_ChristianRodrigues.vhd

```

1  LIBRARY ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY FullAdder_ChristianRodrigues IS
5      PORT (A, B, Cin : IN STD_LOGIC;
6            S, Cout : OUT STD_LOGIC);
7  END FullAdder_ChristianRodrigues;
8
9  ARCHITECTURE LogicFunc OF FullAdder_ChristianRodrigues IS
10 BEGIN
11     S <= (((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND ((A NAND (A NAND B)) NAND (B NAND (A
12     NAND B))) NAND Cin)) NAND ((Cin NAND ((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin)));
13     Cout <= ((A NAND B) NAND ((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin));
14 END LogicFunc;
    
```

4-bit Adder

New Project Wizard: Summary [page 5 of 5] ✕

When you click Finish, the project will be created with the following settings:

Project directory:
C:/Users/ftlsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/


Project name: FourBitAdder_ChristianRodrigues
Top-level design entity: FourBitAdder_ChristianRodrigues
Number of files added: 2
Number of user libraries added: 0



Device assignments:
Family name: MAX3000A
Device: EPM3064ATC44-10


EDA tools:
Design entry/synthesis: <None>
Simulation: <None>
Timing analysis: <None>

Operating conditions:
Core voltage: 3.3V
Junction temperature range: 0-85 °C

< Back Next > Finish Cancel







8-bit Adder

New Project Wizard: Summary [page 5 of 5] X

When you click Finish, the project will be created with the following settings:

Project directory:
C:/Users/fttsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/


Project name: EightBitAdder_ChristianRodrigues
Top-level design entity: EightBitAdder_ChristianRodrigues
Number of files added: 4
Number of user libraries added: 0

Device assignments:
Family name: MAX3000A
Device: EPM3064ATC44-10

EDA tools:
Design entry/synthesis: <None>
Simulation: <None>
Timing analysis: <None>

Operating conditions:
Core voltage: 3.3V
Junction temperature range: 0-85 °C

< Back Next > Finish Cancel



```
EightBitAdder_ChristianRodrigues.vhd
1  LIBRARY ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY EightBitAdder_ChristianRodrigues IS
5  PORT (A, B : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
6        Cin : IN STD_LOGIC;
7        S : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
8        Cout : OUT STD_LOGIC);
9  END EightBitAdder_ChristianRodrigues;
10
11 ARCHITECTURE LogicFunc OF EightBitAdder_ChristianRodrigues IS
12 COMPONENT FourBitAdder_ChristianRodrigues IS
13 PORT (A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
14       Cin : IN STD_LOGIC;
15       S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
16       Cout : OUT STD_LOGIC);
17 END COMPONENT;
18
19 SIGNAL C1 : STD_LOGIC;
20
21 BEGIN
22 adder0: FourBitAdder_ChristianRodrigues PORT MAP (A(3 DOWNTO 0), B(3 DOWNTO 0), Cin, S(3 DOWNTO 0), C1);
23 adder1: FourBitAdder_ChristianRodrigues PORT MAP (A(7 DOWNTO 4), B(7 DOWNTO 4), C1, S(7 DOWNTO 4), Cout);
24 END LogicFunc;
```

Quartus II - C:/Users/ftlsc/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/EightBitAdder_ChristianRodrigues - EightBitAdder_ChristianRodrigues

File Edit View Project Assignments Processing Tools Window Help



Project Navigator

- Files
 - FourBitAdder_ChristianRodrigues.vhd
 - FullAdder_ChristianRodrigues.vhd
 - HalfAdder_ChristianRodrigues.vhd
 - EightBitAdder_ChristianRodrigues.vhd

Tasks

Flow: Compilation

Task	Time
Compile Design	00:00:07
Analysis & Synthesis	00:00:02
Filter (Place & Route)	00:00:02
Assembler (Generate programming files)	00:00:02
Classic Timing Analysis	00:00:01
EDA Netlist Writer	
Program Device (Open Programmer)	

Compiler Tool

Analysis & Synthesis: 100% 00:00:02

Filter: 100% 00:00:02

Assembler: 100% 00:00:02

Full Compilation: 100% 00:00:07

Start Stop

Quartus II

Full Compilation was successful (1 warning)

OK

Message

Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EightBitAdder_ChristianRodrigues -c EightBitAdder_ChristianRodrigues

Info: Started post-fitting delay annotation

Info: Delay annotation completed successfully


Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family

Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 24.600 ns

Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning

Info: Quartus II Full Compilation was successful. 0 errors, 1 warning

System (4) Processing (31) Extra Info Info (30) Warning (1) Critical Warning Error Suppressed Flag



16-bit Adder

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:
C:/Users/ftltsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/


Project name: SixteenBitAdder_ChristianRodrigues
Top-level design entity: SixteenBitAdder_ChristianRodrigues
Number of files added: 4
Number of user libraries added: 0

Device assignments:
Family name: MAX3000A
Device: EPM3064ATC44-10

EDA tools:
Design entry/synthesis: <None>
Simulation: <None>
Timing analysis: <None>

Operating conditions:
Core voltage: 3.3V
Junction temperature range: 0-85 °C

< Back Next > Finish Cancel




```

SIXTEENBITADDER_CHRISTIANRODRIGUES.vhd
1  LIBRARY ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY SixteenBitAdder_ChristianRodrigues IS
5  PORT (A, B : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
6        Cin : IN STD_LOGIC;
7        S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
8        Cout : OUT STD_LOGIC);
9  END SixteenBitAdder_ChristianRodrigues;
10
11 ARCHITECTURE LogicFunc OF SixteenBitAdder_ChristianRodrigues IS
12 COMPONENT EightBitAdder_ChristianRodrigues IS
13 PORT (A, B : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
14       Cin : IN STD_LOGIC;
15       S : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
16       Cout : OUT STD_LOGIC);
17 END COMPONENT;
18
19 SIGNAL C1 : STD_LOGIC;
20
21 BEGIN
22 adder0: EightBitAdder_ChristianRodrigues PORT MAP (A(7 DOWNTO 0), B(7 DOWNTO 0), Cin, S(7 DOWNTO 0), C1);
23 adder1: EightBitAdder_ChristianRodrigues PORT MAP (A(15 DOWNTO 8), B(15 DOWNTO 8), C1, S(15 DOWNTO 8), Cout);
24 END LogicFunc;

```

Quartus II - C:/Users/ftlsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/SixteenBitAdder_ChristianRodrigues - SixteenBitAdder_ChristianRodrigues

File Edit View Project Assignments Processing Tools Window Help



Entity	Macros	Pins
MAX3000A: EPM3064ATC100-4		
SixteenBitAdder_ChristianRodrigues	57	54

Hierarchy Files Design Units

Tasks Flow: Compilation

Task	Time
Compile Design	00:00:07
Analysis & Synthesis	00:00:03
Filter (Place & Route)	00:00:01
Assembler (Generate programming files)	00:00:02
Classic Timing Analysis	00:00:01
EDA Netlist Writer	
Program Device (Open Programmer)	

SixteenBitAdder_ChristianRodrigues.vhd

Compiler Tool

```

1  LIBRARY ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY SixteenBitAdder_ChristianRodrigues IS
5  PORT (A, B : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
6        Cin : IN STD_LOGIC;
7        S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
8        Cout : OUT STD_LOGIC);
9  END SixteenBitAdder_ChristianRodrigues;
10
11 ARCHITECTURE LogicFunc OF SixteenBitAdder_ChristianRodrigues IS
12 COMPONENT EightBitAdder_ChristianRodrigues IS
13 PORT (A, B : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
14       Cin : IN STD_LOGIC;
15       S : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
16       Cout : OUT STD_LOGIC);
17 END COMPONENT;
18
19 SIGNAL C1 : STD_LOGIC;
20
21 BEGIN
22 adder0: EightBitAdder_ChristianRodrigues PORT MAP (A(7 DOWNTO 0), B(7 DOWNTO 0), Cin, S(7 DOWNTO 0), C1);
23 adder1: EightBitAdder_ChristianRodrigues PORT MAP (A(15 DOWNTO 8), B(15 DOWNTO 8), C1, S(15 DOWNTO 8), Cout);
24 END LogicFunc;

```

Compiler Tool

Analysis & Synthesis	Filter	Assembler
100 %	100 %	100 %
00:00:03	00:00:01	00:00:02

Full Compilation

100 %

00:00:07

Start Stop

Quartus II

Full Compilation was successful (1 warning)

OK

Type	Message
Info	Started post-fitting delay annotation
Info	Delay annotation completed successfully
Warning	Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Info	Longest tpd from source pin "Cin" to destination pin "S[10]" is 11.000 ns
Info	Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
Info	Quartus II Full Compilation was successful. 0 errors, 1 warning

System (4) Processing (33) Extra Info Info (32) Warning (1) Critical Warning Error Suppressed Flag

