
LAB2


Christian Rodrigues – Petrie CDA3203 – 11/3/2022


The purpose of this lab is to create a half adder and full adder to perform arithmetic on binary numbers. They will then be utilized as components to create a 4-bit, 8-bit, and 16-bit adder.


Half Adder




```
HalfAdder_ChristianRodrigues.vhd
                                                                                                                                      - - X
                   LIBRARY ieee;
USE ieee.std_logic_ll64.all;
---
# 1,
                 ■ ENTITY HalfAdder_ChristianRodrigues IS
■ PORT (A, B : IN STD_LOGIC;
Cout, S : OUT STD_LOGIC);
佳 佳
                  END HalfAdder_ChristianRodrigues;
16 %
                 ■ ARCHITECTURE LogicFunc OF HalfAdder ChristianRodrigues IS
% %
            10
            11
                        S <= ((A NAND A) NAND B) NAND ((B NAND B) NAND A);
<u>7</u>
                  Cout <= ((A NAND B) NAND (A NAND B));
END LogicFunc;
            12
13
267
268 ab/
```











Full Adder





New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:

C:/Users/ftlsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/

Project name: FullAdder_ChristianRodrigues
Top-level design entity: FullAdder_ChristianRodrigues

Number of files added: C Number of user libraries added: C

Device assignments:

Family name: MAX3000A

Device: EPM3064ATC44-10

EDA tools:

Design entry/synthesis: <None>
Simulation: <None>
Timing analysis: <None>

Operating conditions:


Core voltage: 3.3V Junction temperature range: 0-85 °C

< Back


Next>


Finish

Cancel





```
- E X
FullAdder_ChristianRodrigues.vhd
                 LIBRARY ieee;
---
                 use ieee.std logic 1164.all;
# 4.7<sub>8</sub>
            3
                ■ENTITY FullAdder_ChristianRodrigues IS
            4
{}
                      PORT (A, B, Cin : IN STD_LOGIC;
            5
                               S, Cout : OUT STD LOGIC);
            6
+≡ +≡
                 END FullAdder_ChristianRodrigues;
16 %
            9
                ARCHITECTURE LogicFunc OF FullAdder_ChristianRodrigues IS
7& X
           10
                ■ BEGIN
                     S <= ((((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (((A NAND (A NAND B)) NAND (B NAND (A PAND (A PAND B))) NAND (B NAND (A PAND B))
           11
0 💆
                 NAND B))) NAND Cin)) NAND ((Cin) NAND (((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin)));
12
                      Cout <= ((A NAND B) NAND (((A NAND (A NAND B)) NAND (B NAND (A NAND B))) NAND (Cin)));
           13
                  END LogicFunc;
267
268 ab/
'≣ 😘
```







4-bit Adder







```
FourBitAdder_ChristianRodrigues.vhd
                                                                                                                                            - P X
                  LIBRARY ieee;
                  use ieee.std logic 1164.all;
#4 €,8
                 ■ ENTITY FourBitAdder_ChristianRodrigues IS
■ FORT (A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                                 Cin : STD LOGIC;
便 便
                                 S: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
Cout : OUT STD_LOGIC);
16 %
             8
             9
                  END FourBitAdder_ChristianRodrigues;
% %
            10
 Z 0
            11
                 ARCHITECTURE LogicFunc OF FourBitAdder_ChristianRodrigues IS
            12
                 COMPONENT FullAdder_ChristianRodrigues IS
13
                 ■ PORT (A, B, Cin : IN STD_LOGIC;
            14
                                S, Cout : OUT STD_LOGIC);
267
268 ab/
                  END COMPONENT:
            15
 | ....
            16
                  SIGNAL C1, C2, C3 : STD_LOGIC;
            17
≣ 🖺
            18
            19
                   BEGIN
                   adder0: FullAdder_ChristianRodrigues PORT MAP (A(0), B(0), Cin, S(0), Cl);
            20
                   adder1: FullAdder_ChristianRodrigues PORT MAP (A(1), B(1), C1, S(1), C2); adder2: FullAdder_ChristianRodrigues PORT MAP (A(2), B(2), C2, S(2), C3);
            21
            22
                   adder3: FullAdder ChristianRodrigues PORT MAP (A(3), B(3), C3, S(3), Cout);
            23
                   END LogicFunc;
```






8-bit Adder








😩 Quartus II - C:/Users/ftlsk/OneDrive/Desktop/Quartus Projects/Lab2_ChristianRodrigues/EightBitAdder_ChristianRodrigues - EightBitAdder_ChristianRodrigues File Edit View Project Assignments Processing Tools Window Help Project Navigator EightBitAdder_ChristianRodrigues.vhd Files EightBitAdder HD FullAdder_ChristianRodrigues.vhd • LIBRARY ieee; use ieee.std_logic_1164.all; -- Eight Bit Adder_Christian Rodrigues.vhd åå Analysis & Synthesis Fitter Assembler 25 00:00:02 00:00:02 00:00:02 💆 🛂 🤮 🍇 **₩** 🛂 🤮 💸 🏰 💋 🤬 🔖 ŧ END EightBitAdder_ChristianRodrigues; ŧ. Full Compilation ■ ARCHITECTURE LogicFunc OF EightBitAdder ChristianRodrigues IS
■ COMPONENT FourBitAdder ChristianRodrigues IS
■ FORT (A, B: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
Cin: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
Cout: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
END COMPONENT; % % 10 Stop × ÀHierarchy ☐ Files P Design Units Tasks: 7 SIGNAL C1 : STD_LOGIC; Flow: Compilation 10 Task 🗹 Time 🐧 21 adder0: FourBitAdder_ChristianRodrigues FORT MAP (A(3 DOWNTO 0), B(3 DOWNTO 0), Cin, S(3 DOWNTO 0), Cl); adder1: FourBitAdder_ChristianRodrigues FORT MAP (A(7 DOWNTO 4), B(7 DOWNTO 4), Cl, S(7 DOWNTO 4), Cout); 267 268 Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate progra 00:00:02 23 END LogicFunc; ☐ ... ► Classic Timing Analysis 00:00:01 Program Device (Open Programmer) r2 Full Compilation was successful (1 warning) ок |Message | Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EightBitAdder_ChristianRodrigues -c EightBitAdder_ChristianRodrigues Info: Started post-fitting delay annotation | Info: Delay annotation completed successfully | Narning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family | Info: Congest tpd from source pin "Cin" to destination pin "Cout" is 24.600 ns | Info: Quartus II Classic Timing Analysis and the property of the currently selected device family | Info: Quartus II Classic Timing Analysis and the property of the currently selected device family | Info: Quartus II Classic Timing Analysis and the property of the currently selected device family | Info: Quartus II Complete Timing Analysis and the property of the currently selected device family | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful. 0 errors, 1 warning | Info: Quartus II Full Compilation was successful to errors. In was successful to errors | Info: Quartus II Full Compilation was successful to errors | Info: Quartus II Full Compilation was successful to errors | Info: Quartus II Full Compilation was successful to errors | Info: Quartus II Full Compilation was su

System (4) \(\lambda\) Processing (31) \(\lambda\) Extra Info \(\lambda\) Info (30) \(\lambda\) Warning (1) \(\lambda\) Critical Warning \(\lambda\) Error \(\lambda\) Suppressed \(\lambda\) Flag \(/\lambda\)



16-bit Adder

