

Laboratory Report 1: Implementation of Combinational Logic Circuits on Zynq UltraScale+

Cristopher J. Balam-Góngora, Daniel A. Batun-Leon, Christian A. Cetina-Sanchez

Erick E. Canul-Segovia, Javier Rosado-Penes

Faculty of Engineering, Universidad Autónoma de Yucatán (UADY)

Abstract—This document details the methodology and performance analysis of implementing two combinational logic circuits using the VHDL hardware description language. Utilizing the Vivado 2026.1 platform and the architecture of the AMD Zynq UltraScale+ MPSoC (XCZU3EG) FPGA, logic functions were synthesized, evaluating their translation from mathematical abstraction and algorithmic schematic (RTL) to their technological mapping in look-up tables (LUTs). The physical area consumption was determined, and the system speed was characterized by measuring the asynchronous propagation delay, demonstrating the majority impact of physical routing interconnections in high-density arrays.

Index Terms—FPGA, VHDL, Vivado, Zynq UltraScale+, LUT, RTL.

I. INTRODUCTION

Boolean algebra provides the necessary axiomatic framework for digital system design. In the current paradigm of field-programmable gate arrays (FPGAs), any mathematical expression is translated into a hardware model through description languages such as VHDL.

Diverging from legacy architectures, this practice is executed on an advanced hybrid AUP-ZU3 development board featuring the AMD Zynq UltraScale+ MPSoC device. The main purpose is to implement two independent combinational architectures, contrasting the behavior of the idealized logic circuit with the instantiation of real physical resources imposed by the compiler and the silicon routing matrix.

II. METHODOLOGY

The design consisted of the integration of two independent logic systems to structure the comparative analysis.

The first circuit evaluates an asynchronous combinational function of four input variables (A, B, C, D) and one logic output (F), defined by the mathematical expression:

$$F = \overline{(AB + \overline{CD})} + \overline{AB}CD + \overline{AB}(C + D) \quad (1)$$

By algebraically expanding the circuit and evaluating the 16 possible combinations, Table I was deduced, determining the active logic states of the output.

The second circuit approaches the implementation from an equivalent schematic diagram of a parity detector or XNOR gate with two inputs ($i0, i1$) and one output (eq), described by the equation:

$$eq = (\overline{i0} \cdot \overline{i1}) + (i0 \cdot i1) \quad (2)$$

Table I
TRUTH TABLE - BOOLEAN FUNCTION (PART I)

A	B	C	D	F	A	B	C	D	F
0	0	0	0	1	1	0	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	1	1	0	1	0	1
0	0	1	1	1	1	0	1	1	1
0	1	0	0	1	1	1	0	0	0
0	1	0	1	0	1	1	0	1	0
0	1	1	0	1	1	1	1	0	0
0	1	1	1	1	1	1	1	1	0

Its behavior is documented in Table II, evidencing exclusive activation upon equality of the input bits.

Table II
TRUTH TABLE - EQUALITY DETECTOR (PART II)

i0	i1	eq
0	0	1
0	1	0
1	0	0
1	1	1

A. VHDL Coding

The logic functions were implemented in the Vivado 2026.1 development environment. For the first part, a Dataflow approach was used, declaring intermediate signals to illustrate the gate hierarchy:

```
entity P1E1 is
  Port (a,b,c,d: in std_logic;
        f1: out std_logic );
end P1E1;

architecture P1E1_arch of P1E1 is
  signal E,F,G,H,I,J,K,L,M:std_logic;
begin
  E <= a and b;
  F <= (not c) and d;
  G <= a and (not b);
  H <= c and (not d);
  I <= c or d;
  J <= G and H;
  K <= not(E or F);
  L <= G and I;
  M <= J or L;
  f1 <= M or K;
```

```
end P1E1_arch;
```

For the XNOR circuit (Part II), a direct concurrent structural architecture was chosen, synthesizing the behavior in a single line of code:

```
entity Actividad2 is
  Port ( i0 : in std_logic;
         i1 : in std_logic;
         eq : out std_logic);
end Actividad2;

architecture Act_arch of Actividad2 is
begin
  eq <= (not i0 and not i1) or (i0 and i1);
end Act_arch;
```

To configure the physical environment, the constraints corresponding to the logic ports and the development board pins detailed in Table III were established.

Table III
CONSTRAINTS TABLE (XDC FILE)

Logic Port	FPGA Pin	I/O Standard
a, b, c, d (P1)	AB1, AF1, AE3, AC2	LVC MOS12
f1 (P1)	AH1	LVC MOS12
i0, i1 (P2)	AB1, AF1	LVC MOS12
eq (P2)	AF5	LVC MOS12

B. Physical Implementation

The spatial implementation was verified using the *Device View* tool after routing execution. The routing meshes successfully converged towards the previously assigned LVC MOS12 pins in the X1Y0 clock region matrix, demonstrating the fidelity of the XDC file. The visual verification of the system was recorded and documented in the supplementary evidence.

III. PERFORMANCE ANALYSIS

To establish a reference analysis, post-logic synthesis, the systems generated within the FPGA and their performance impact were evaluated.

Upon examining the *View RTL Schematic*, the compiler exhibited the network of multiple interconnected primitive logic gates. However, in the *View RTL Technology* (Post-Synthesis), the synthesizer mathematically compressed these topologies, mapping each circuit into high-speed static memory blocks (LUTs) coupled with physical I/O buffers (IBUF and OBUF).

Table IV encompasses the physical area consumption for the combinational procedures, evidencing zero consumption of sequential cells (Flip-Flops) and the high efficiency of the synthesizer.

Regarding the latency of the clockless system, Table V details the propagation delay originated by the physical distance on the chip, measured in nanoseconds (ns).

IV. CONCLUSIONS

The practice successfully founded the microelectronic design flow using the VHDL environment. It was empirically demonstrated that conceptual development undergoes deep

Table IV
PERFORMANCE IMPACT (SILICON UTILIZATION)

Process	LUTs	FFs	IOBs	Area %
Function (P1)	1 (LUT4)	0	5	¡0.01
Schematic (P2)	1 (LUT2)	0	3	¡0.01
Total	2	0	8	¡0.01

Table V
TIMING ANALYSIS (DATA PATH DELAY)

Analysis Metric	Part 1	Part 2
Total Delay (ns)	3.620	3.573
Routing Time	2.066	2.055
Logic Time	1.554	1.518
Routing Dominance	57.1%	57.5%

compression when synthesized into silicon hardware. The AMD Vivado compiler optimized extensive gate networks into the physical space of a single LUT.

Likewise, the performance analysis demonstrated that in dense lithographies, the main circuit latency (> 57%) resides in the electromagnetic propagation through the physical routing channels of the board, eclipsing the transistor switching itself of the logic cells. This exercise confirms the usefulness of FPGAs in RTL design, covering the workflow from abstract description to its mapping, implementation, and functional verification.

SUPPLEMENTARY EVIDENCE

The final results, including operation videos, RTL topology captures, detailed area utilization reports, the *Timing Summary*, and the internal routing view (*Device View*), are available in the following digital repository:

Link to evidence:

[INSERT_YOUR_LINK_HERE]

REFERENCES

- [1] P. J. Ashenden, *The VHDL Cookbook*, 1st ed. Adelaide: Dept. of Computer Science, University of Adelaide, 1990.
- [2] Real Digital, *AUP-ZU3 Reference Manual*, Rev. A1. [Online]. Available: www.realdigital.org
- [3] R. J. Tocci, N. S. Widmer, and G. L. Moss, *Digital Systems: Principles and Applications*, 10th ed. Pearson Education, 2007.