

# **COP 3402 Systems Software**

**Virtual Machines  
as instruction  
interpreters**

# Outline

1. Virtual machines as software interpreters
2. P-code: instruction set architecture
3. The instruction format
4. Assembly language

# **Virtual Machine: P-code**

**The Pseudo-code machine is a software (virtual) machine that implements the instruction set architecture of a computer.**

**P-code was implemented in the 70s to generate intermediate code for Pascal compilers.**

**Another example of a virtual machine is the JVM (Java Virtual Machine) whose intermediate language is commonly referred to as Java bytecode.**

# The P-machine Instruction format (PM/0)

The ISA of the PM/0 has 22 instructions and the instruction format has three components <op, l, m>:

**OP** is the operation code.

**L** indicates the lexicographical level.

**M** depending of the opcode it indicates:

- A number (instructions: LIT, INT).
- A program address (instructions: JMP, JPC, CAL).
- A data address (instructions: LOD, STO)
- The identity of the operator OPR(i.e. OPR 0, 2 (ADD) or OPR 0, 4 (MUL)).

# Virtual Machine: P- code

**The interpreter of the P-machine(PM/0) consists of:**

A store named “**stack**” organized as a stack.

A “**code**” store that contains the instructions.

**The CPU has four registers:**


Register “**bp**” points to the base of the current activation record (AR) in the stack

Register “**sp**” points to the top of the stack

A program counter or instruction pointer (**pc**)

An instruction register (**ir**).


# Virtual Machine: P- code




# Activation Records (AR)

## What is an activation record?

- Activation record or stack frame is the name given to a data structure which is inserted in the stack, each time a procedure or function is called.
- The data structure contains information to control sub-routines program execution.



# Activation records (AR)





# Activation records (AR)

**AR**

## Control Information:

**Return Address:** Points, in the code segment, to the next instruction to be executed after termination of the current function or procedure.

**Dynamic Link:** Points to the previous stack frame

**Static Link:** Points to the stack frame of the procedure that statically encloses the current function or procedure

<b>Parameters</b>
<b>Locals</b>
<b>Return Address</b>
<b>Dynamic Link</b>
<b>Static Link</b>
<b>Functional value</b>

# Activation records (AR)

**Functional value:** Location to store the function return value.

**Parameters:** Space reserved to store the actual parameters of the function.

**Locals:** Space reserved to store local variables declared within the procedure.

**Return Address:** Points, in the code segment, to the next instruction to be executed after termination of the current function or procedure.

**Dynamic Link:** Points to the previous stack frame

**Static Link:** Points to the stack frame of the procedure that statically encloses the current function or procedure

**AR**

<b>Parameters</b>
<b>Locals</b>
<b>Return Address</b>
<b>Dynamic Link</b>
<b>Static Link</b>
<b>Functional value</b>

# Back to the P-machine!!

## Instruction cycle

The machine has two cycles known as fetch and execute.

### Fetch cycle:

In the fetch cycle an instruction is fetched from the code store ( $ir \leftarrow code[pc]$ ) and the program counter is incremented by one ( $pc \leftarrow pc + 1$ ).

### Execute cycle:

In this cycle  $ir.op$  indicates the operation to be executed. In case  $ir.op = OPR$  then the field  $ir.m$  is used to identify the operator and execute the appropriate arithmetic or logical instruction.

# P-machine ISA

opcode



- 01 - **LIT** 0, **M** → Push constant value (literal) **M** onto stack
- 02 – **OPR** ( to be defined in the next slide)
- 03 – **LOD** **L**, **M** → Push from location at offset **M** in frame **L** levels down.
- 04 – **STO** **L**, **M** → Store in location at offset **M** in frame **L** levels down.
- 05 – **CAL** **L**, **M** → Call procedure at M (generates new block mark and pc = **M**).
- 06 – **INC** 0, **M** → Allocate **M** locals (increment sp by M), first three are **SL**, **DL**, **RA**.
- 07 – **JMP** 0, **M** → pc = **M**;
- 08 – **JPC** 0, **M** → Jump to M if top of stack element is 0  
and decrement sp by one.
- 09 – **WRT** 0, 0 → ( print (stack[sp]) and  $sp \leftarrow sp - 1$

# P-machine ISA

opcode



## 02 - OPR:

<b>RTN</b>	<b>0,0</b>	<b>→ Return operation</b> (i.e. return from subroutine)
<b>OPR</b>	<b>0,1</b>	<b>→ NEG</b> ( - stack[sp] )
<b>OPR</b>	<b>0,2</b>	<b>→ ADD</b> (sp← sp - 1 and stack[sp] ← stack[sp] + stack[sp + 1])
<b>OPR</b>	<b>0,3</b>	<b>→ SUB</b> (sp← sp - 1 and stack[sp] ← stack[sp] - stack[sp + 1])
<b>OPR</b>	<b>0,4</b>	<b>→ MUL</b> (sp← sp - 1 and stack[sp] ← stack[sp] * stack[sp + 1])
<b>OPR</b>	<b>0,5</b>	<b>→ DIV</b> (sp← sp - 1 and stack[sp] ← stack[sp] div stack[sp + 1])
<b>OPR</b>	<b>0,6</b>	<b>→ ODD</b> (stack[sp] ← stack mod 2) or ord(odd(stack[sp]))
<b>OPR</b>	<b>0,7</b>	<b>→ MOD</b> (sp← sp - 1 and stack[sp] ← stack[sp] mod stack[sp + 1])
<b>OPR</b>	<b>0,8</b>	<b>→ EQL</b> (sp← sp - 1 and stack[sp] ← stack[sp] == stack[sp + 1])
<b>OPR</b>	<b>0,9</b>	<b>→ NEQ</b> (sp← sp - 1 and stack[sp] ← stack[sp] != stack[sp + 1])
<b>OPR</b>	<b>0,10</b>	<b>→ LSS</b> (sp← sp - 1 and stack[sp] ← stack[sp] < stack[sp + 1])
<b>OPR</b>	<b>0,11</b>	<b>→ LEQ</b> (sp← sp - 1 and stack[sp] ← stack[sp] <= stack[sp + 1])
<b>OPR</b>	<b>0,12</b>	<b>→ GTR</b> (sp← sp - 1 and stack[sp] ← stack[sp] > stack[sp + 1])
<b>OPR</b>	<b>0,13</b>	<b>→ GEQ</b> (sp← sp - 1 and stack[sp] ← stack[sp] >= stack[sp + 1])

# P-machine ISA

opcode



01 - **LIT** 0, M  $\rightarrow$   $sp \leftarrow sp + 1;$   
 $stack[sp] \leftarrow M;$

02 - **RTN** 0, 0  $\rightarrow$   $sp \leftarrow bp - 1;$   
 $pc \leftarrow stack[sp + 3];$   
 $bp \leftarrow stack[sp + 2];$

03 - **LOD** L, M  $\rightarrow$   $sp \leftarrow sp + 1;$   
 $stack[sp] \leftarrow stack[base(L) + M];$

04 - **STO** L, M  $\rightarrow$   $stack[base(L) + M] \leftarrow stack[sp];$   
 $sp \leftarrow sp - 1;$

# P-machine ISA

opcode



05 - **CAL** **L, M**  $\rightarrow$   $\text{stack}[\text{sp} + 1] \leftarrow \text{base}(\text{L});$  /\* static link (SL)  
 $\text{stack}[\text{sp} + 2] \leftarrow \text{bp};$  /\* dynamic link (DL)  
 $\text{stack}[\text{sp} + 3] \leftarrow \text{pc}$  /\* return address (RA)  
 $\text{bp} \leftarrow \text{sp} + 1;$   
 $\text{pc} \leftarrow \text{M};$

06 - **INC** **0, M**  $\rightarrow \text{sp} \leftarrow \text{sp} + \text{M};$

07 - **JMP** **0, M**  $\rightarrow \text{pc} = \text{M};$

08 - **JPC** **0, M**  $\rightarrow$  if  $\text{stack}[\text{sp}] == 0$  then  $\text{pc} \leftarrow \text{M};$   
 $\text{sp} \leftarrow \text{sp} - 1;$

09 - **WRT** **0, 0**  $\rightarrow$  print ( $\text{stack}[\text{sp}]$ );  
 $\text{sp} \leftarrow \text{sp} - 1;$

# P-machine: Code generation

In this example “functional value field” is not considered

## Programming example using PL/0

```
const n = 13;      /* constant declaration
var i,h;           /* variable declaration
procedure sub;
  const k = 7;
  var j,h;
  begin
    j:=n;
    i:=1;
    h:=k;
  end;
begin /* main starts here
  i:=3;
  h:=9;
  call sub;
end.
```

## P-code for the program on the left

```
0 jmp 0 10
1 jmp 0 2
2 inc 0 5
3 lit 0 13
4 sto 0 3
5 lit 0 1
6 sto 1 3
7 lit 0 7
8 sto 0 4
9 opr 0 0
10 inc 0 5
11 lit 0 3
12 sto 0 3
13 lit 0 9
14 sto 0 4
15 cal 0 2
16 opr 0 0
```




# Running a program on PM/0

	pc	bp	sp	stack	code
Initial values	0	1	0	0 0 0 0 0	0 jmp 0 10 1 jmp 0 2
0 jmp 0, 10	10	1	0	0 0 0 0 0	2 inc 0 5
10 inc 0, 5	11	1	5	0 0 0 0 0	3 lit 0 13
11 lit 0, 3	12	1	6	0 0 0 0 0 3	4 sto 0 3
12 sto 0, 3	13	1	5	0 0 0 3 0	5 lit 0 1
13 lit 0, 9	14	1	6	0 0 0 3 0 9	6 sto 1 3
14 sto 0, 4	15	1	5	0 0 0 3 9	7 lit 0 7
15 cal 0, 2	2	6	5	0 0 0 3 9   1 1 16	8 sto 0 4
2 inc 0, 5	3	6	10	0 0 0 3 9   1 1 16 0 0	9 opr 0 0
3 lit 0, 13	4	6	11	0 0 0 3 9   1 1 16 0 0 13	10 inc 0 5
4 sto 0, 3	5	6	10	0 0 0 3 9   1 1 16 13 0	11 lit 0 3
5 lit 0, 1	6	6	11	0 0 0 3 9   1 1 16 13 0 1	12 sto 0 3
6 sto 1, 3	7	6	10	0 0 0 1 9   1 1 16 13 0	13 lit 0 9
7 lit 0, 7	8	6	11	0 0 0 1 9   1 1 16 13 0 7	14 sto 0 4
8 sto 0, 4	9	6	10	0 0 0 1 9   1 1 16 13 7	15 cal 0 2
9 opr 0, 0	16	1	5	0 0 0 1 9	16 opr 0 0

# P-machine: Code generation (Regs)

## Programming example using PL/0

```
const n = 13;      /* constant declaration
var i,h;           /* variable declaration
procedure sub;
  const k = 7;
  var j,h;
  begin
    j:=n;
    i:=1;
    h:=k;
  end;
begin /* main starts here
  i:=3;
  h:=9;
  call sub;
end.
```



/\* procedure  
/\* declaration

## P-code for the program on the left

```
0 jmp 0 0 10
1 jmp 0 0 2
2 inc 0 0 6
3 lit 0 0 13
4 sto 0 0 4
5 lit 0 0 1
6 sto 0 1 4
7 lit 0 0 7
8 sto 0 0 5
9 opr 0 0 0
10 inc 0 0 6
11 lit 0 0 3
12 sto 0 0 4
13 lit 0 0 9
14 sto 0 0 5
15 cal 0 0 2
16 sio 0 0 3
```

# Program on PM/0 with registers

		pc	bp	sp	stack	code
Initial values		0	1	0	0 0 0 0 0	0 jmp 0 0 10 1 jmp 0 0 2
0 jmp	0, 0, 10	10	1	0	0 0 0 0 0	2 inc 0 0 6
10 inc	0, 0, 6	11	1	6	0 0 0 0 0	3 lit 0 0 13
11 lit	0, 0, 3	12	1	6	0 0 0 0 0	4 sto 0 0 4
R0 = 3, R1 =0, R2 = 0, etc.						5 lit 0 0 1
12 sto	0, 0, 4	13	1	6	0 0 0 0 3	6 sto 0 1 4
13 lit	0, 0, 9	14	1	6	0 0 0 0 3	7 lit 0 0 7
14 sto	0, 0, 5	15	1	6	0 0 0 0 3 9	8 sto 0 0 5
15 cal	0, 0, 2	2	7	6	0 0 0 0 3 9	9 opr 0 0 0
2 inc	0, 0, 6	3	7	12	0 0 0 0 3 9   0 1 1 16	10 inc 0 0 6
3 lit	0, 0, 13	4	7	12	0 0 0 0 3 9   0 1 1 16	11 lit 0 0 3
4 sto	0, 0, 4	5	7	12	0 0 0 0 3 9   0 1 1 16 13	12 sto 0 0 4
5 lit	0, 0, 1	6	7	12	0 0 0 0 3 9   0 1 1 16 13	13 lit 0 0 9
6 sto	0, 1, 4	7	7	12	0 0 0 0 1 9   0 1 1 16 13	14 sto 0 0 5
7 lit	0, 0, 7	8	7	12	0 0 0 0 1 9   0 1 1 16 13	15 cal 0 0 2
8 sto	0, 0, 5	9	7	12	0 0 0 0 1 9   0 1 1 16 13 7	16 sio 0 0 3
9 rtn	0, 0, 0	16	1	6	0 0 0 0 1 9	
16sio	0, 0, 3	17	1	6	0 0 0 0 1 9	