Christopher Spadavecchia Eli Shtindler CPE 487

Lab 5

# Project siren:

# Original Siren

After uploading the original code, headphones are displaying a triangular wave sound. The wailing speed is at a set speed. There is only one instance of this triangular wave sound in both the left and right audio channels.

## Sound Level Increasing after Button Press

When pushing the button, the resulting square wave seems to be louder than the triangle wave. This makes sense as the square wave is always at maximum amplitude while the triangle wave approaches the maximum amplitude more slowly. In addition to this, the wailing speed can be seen speeding up as more switches are turned on.

# Different Audios in the Left and Right Audio Channel

In the left channel the original wail is playing, while in the right channel a higher pitched wail is playing.

## siren.vhd

# Original:

```
CONSTANT hi_tone: UNSIGNED (13 DOWNTO 0):= to_unsigned (687, 14); -- upper limit of
siren = 512 Hz
       CONSTANT wail speed: UNSIGNED (7 DOWNTO 0):= to unsigned (8, 8); -- sets wailing
       COMPONENT dac if IS
               PORT (
                      SCLK : IN STD LOGIC;
                      L_start : IN STD_LOGIC;
                      R_start : IN STD_LOGIC;
                      L_data : IN signed (15 DOWNTO 0);
                      R_data : IN signed (15 DOWNTO 0);
                      SDATA: OUT STD LOGIC
               );
       END COMPONENT;
       COMPONENT wail IS
               PORT (
                      lo pitch : IN UNSIGNED (13 DOWNTO 0);
                      hi pitch : IN UNSIGNED (13 DOWNTO 0);
                      wspeed : IN UNSIGNED (7 DOWNTO 0);
                      wclk : IN STD_LOGIC;
                      audio_clk : IN STD_LOGIC;
                      audio data : OUT SIGNED (15 DOWNTO 0)
       END COMPONENT;
       SIGNAL tcount : unsigned (19 DOWNTO 0) := (OTHERS => '0'); -- timing counter
       SIGNAL data_L, data_R : SIGNED (15 DOWNTO 0); -- 16-bit signed audio data
       SIGNAL dac_load_L, dac_load_R : STD_LOGIC; -- timing pulses to load DAC shift reg.
       SIGNAL slo_clk, sclk, audio_CLK : STD_LOGIC;
BEGIN
       -- sent to dac if to load parallel data into shift register for serial clocking
       -- out to DAC
       tim_pr : PROCESS
       BEGIN
               WAIT UNTIL rising_edge(clk_50MHz);
               IF (tcount(9 DOWNTO ∅) >= X"00F") AND (tcount(9 DOWNTO ∅) < X"02E") THEN</pre>
                       dac load L <= '1';
               ELSE
                      dac_load_L <= '0';</pre>
               END IF:
               IF (tcount(9 DOWNTO ∅) >= X"20F") AND (tcount(9 DOWNTO ∅) < X"22E") THEN</pre>
                       dac_load_R <= '1';</pre>
               ELSE dac_load_R <= '0';</pre>
               END IF;
               tcount <= tcount + 1;</pre>
       END PROCESS;
       dac_MCLK <= NOT tcount(1); -- DAC master clock (12.5 MHz)</pre>
       audio_CLK <= tcount(9); -- audio sampling rate (48.8 kHz)</pre>
       dac_LRCK <= audio_CLK; -- also sent to DAC as left/right clock</pre>
       sclk <= tcount(4); -- serial data clock (1.56 MHz)</pre>
       dac_SCLK <= sclk; -- also sent to DAC as SCLK</pre>
```

```
slo_clk <= tcount(19); -- clock to control wailing of tone (47.6 Hz)</pre>
       dac : dac_if
       PORT MAP(
               SCLK => sclk, -- instantiate parallel to serial DAC interface
               L_start => dac_load_L,
               R_start => dac_load_R,
               L data => data L,
               R_data => data_R,
               SDATA => dac SDIN
               );
               w1 : wail
               PORT MAP(
                      lo_pitch => lo_tone, -- instantiate wailing siren
                      hi pitch => hi tone,
                      wspeed => wail_speed,
                      wclk => slo clk,
                      audio clk => audio clk,
                      audio data => data L
               data_R <= data_L; -- duplicate data on right channel</pre>
END Behavioral;
```

### Modified:

```
library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY siren IS
       PORT (
              clk 50MHz : IN STD LOGIC; -- system clock (50 MHz)
              BTNU : IN STD LOGIC;
              SW : IN UNSIGNED (7 DOWNTO 0);
              dac_MCLK : OUT STD_LOGIC; -- outputs to PMODI2L DAC
              dac_LRCK : OUT STD_LOGIC;
              dac SCLK : OUT STD LOGIC;
              dac SDIN : OUT STD LOGIC
END siren;
ARCHITECTURE Behavioral OF siren IS
       CONSTANT lo tone: UNSIGNED (13 DOWNTO 0):= to unsigned (344, 14); -- lower limit of
       CONSTANT hi tone: UNSIGNED (13 DOWNTO 0):= to unsigned (687, 14); -- upper limit of
       CONSTANT wail speed: UNSIGNED (7 DOWNTO 0) := to unsigned (8, 8); -- sets wailing
       COMPONENT dac if IS
              PORT (
                      SCLK : IN STD_LOGIC;
                      L start : IN STD LOGIC;
                      R_start : IN STD_LOGIC;
```

```
L_data : IN signed (15 DOWNTO 0);
                      R_data : IN signed (15 DOWNTO 0);
                      SDATA: OUT STD LOGIC
       END COMPONENT;
       COMPONENT wail IS
               PORT (
                      lo_pitch : IN UNSIGNED (13 DOWNTO 0);
                      hi_pitch : IN UNSIGNED (13 DOWNTO 0);
                      wspeed: IN UNSIGNED (7 DOWNTO 0);
                      wclk : IN STD_LOGIC;
                      audio clk : IN STD LOGIC;
                      button : IN STD_LOGIC;
                      audio_data : OUT SIGNED (15 DOWNTO 0)
       END COMPONENT;
       SIGNAL tcount : unsigned (19 DOWNTO 0) := (OTHERS => '0'); -- timing counter
       SIGNAL data_L, data_R : SIGNED (15 DOWNTO 0); -- 16-bit signed audio data
       SIGNAL dac_load_L, dac_load_R : STD_LOGIC; -- timing pulses to load DAC shift reg.
       SIGNAL slo_clk, sclk, audio_CLK : STD_LOGIC;
BEGIN
       -- sent to dac if to load parallel data into shift register for serial clocking
       tim_pr : PROCESS
       BEGIN
               WAIT UNTIL rising_edge(clk_50MHz);
               IF (tcount(9 DOWNTO 0) >= X"00F") AND (tcount(9 DOWNTO 0) < X"02E") THEN</pre>
                       dac_load_L <= '1<u>'</u>;
               ELSE
                      dac_load_L <= '0';</pre>
               END IF:
               IF (tcount(9 DOWNTO ∅) >= X"20F") AND (tcount(9 DOWNTO ∅) < X"22E") THEN</pre>
                       dac_load_R <= '1<u>'</u>;
               ELSE dac load R <= '0';</pre>
               END IF;
               tcount <= tcount + 1;
       END PROCESS;
       dac_MCLK <= NOT tcount(1); -- DAC master clock (12.5 MHz)</pre>
       audio CLK <= tcount(9); -- audio sampling rate (48.8 kHz)</pre>
       dac_LRCK <= audio_CLK; -- also sent to DAC as left/right clock</pre>
       sclk <= tcount(4); -- serial data clock (1.56 MHz)</pre>
       dac_SCLK <= sclk; -- also sent to DAC as SCLK</pre>
       slo_clk <= tcount(19); -- clock to control wailing of tone (47.6 Hz)</pre>
       dac : dac_if
       PORT MAP(
               SCLK => sclk, -- instantiate parallel to serial DAC interface
               L_start => dac_load_L,
               R_start => dac_load_R,
               L_data => data_L,
               R_data => data_R,
```

```
SDATA => dac_SDIN
    );
   w1 : wail
   PORT MAP (
        lo_pitch => lo_tone, -- instantiate wailing siren
       hi_pitch => hi_tone,
       wspeed => SW, -- Set the wail speed to the switch input
       wclk => slo_clk,
        audio_clk => audio_clk,
       button => BTNU,
        audio_data => data_L
   );
   w2 : wail
   PORT MAP(
       lo_pitch => TO_UNSIGNED(1000, 14), -- instantiate wailing siren
       hi pitch => TO UNSIGNED(2000, 14),
       wspeed => TO_UNSIGNED(5, 8), -- Set the wail speed to the switch input
       wclk => slo clk,
       audio_clk => audio_clk,
       button => BTNU,
        audio data => data R
END Behavioral;
```

For part A of the lab, the BTNU signal was just passed from siren down to wail and then tone. Most of the logic is implemented in tone.vhd. For part B, the switches were added into the constraint file and as an input to the siren. The value of the first 8 switches was simply read as a binary digit and passed as the wail speed to w1. For part C a new module, w2, was created with a low pitch of 1000, high pitch of 2000, and wail speed of 5. The output was set to the right channel instead of the left.

### tone.vhd

### Original:

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

-- Generates a 16-bit signed triangle wave sequence at a sampling rate determined
-- by input clk and with a frequency of (clk*pitch)/65,536

ENTITY tone IS

PORT (

clk : IN STD_LOGIC; -- 48.8 kHz audio sampling clock

pitch : IN UNSIGNED (13 DOWNTO 0); -- frequency (in units of 0.745 Hz)

data : OUT SIGNED (15 DOWNTO 0)); -- signed triangle wave out

END tone;
```

```
ARCHITECTURE Behavioral OF tone IS
       SIGNAL count : unsigned (15 DOWNTO 0); -- represents current phase of waveform
       SIGNAL quad : std logic vector (1 DOWNTO 0); -- current quadrant of phase
       SIGNAL index : signed (15 DOWNTO 0); -- index into current quadrant
BEGIN
       -- This process adds "pitch" to the current phase every sampling period. Generates
       -- an unsigned 16-bit sawtooth waveform. Frequency is determined by pitch. For
       cnt pr : PROCESS
       BEGIN
              WAIT UNTIL rising_edge(clk);
              count <= count + pitch;</pre>
       END PROCESS;
       quad <= std_logic_vector (count (15 DOWNTO 14)); -- splits count range into 4 phases</pre>
       index <= signed ("00" & count (13 DOWNTO 0)); -- 14-bit index into the current phase
       WITH quad SELECT
       data <= index WHEN "00", -- 1st quadrant
               16383 - index WHEN "01", -- 2nd quadrant
               0 - index WHEN "10", -- 3rd quadrant
               index - 16383 WHEN OTHERS; -- 4th quadrant
END Behavioral;
```

## Modified:

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY tone IS
       PORT (
              clk: IN STD LOGIC; -- 48.8 kHz audio sampling clock
              button : IN STD_LOGIC;
           pitch: IN UNSIGNED (13 DOWNTO 0); -- frequency (in units of 0.745 Hz)
       data : OUT SIGNED (15 DOWNTO 0)); -- signed triangle wave out
END tone;
ARCHITECTURE Behavioral OF tone IS
       SIGNAL count: unsigned (15 DOWNTO 0); -- represents current phase of waveform
       SIGNAL quad : std_logic_vector (1 DOWNTO 0); -- current quadrant of phase
       SIGNAL index : signed (15 DOWNTO 0); -- index into current quadrant
BEGIN
       -- This process adds "pitch" to the current phase every sampling period. Generates
```

In order to generate a square wave, the select statement at the end of the file was modified. Instead of just using quad, it uses quad and button. When button = 0, the select statement acts the same as before, outputting a square wave. When button = 1, the select statement outputs 16383 in quadrants 0 and 1, and -16383 in quadrants 2 and 3. This creates a square wave with the same frequency and max amplitudes as the original triangle wave.