

# ***STL INSTRUCTIONS***

Version **2.00** (August 1992)

**Published by:** Bernecker und Rainer Industrie-Elektronik GmbH

Model No.: **MAAWLKB-E**

The information contained in this booklet is believed to be accurate as of the date of publication, however, Bernecker und Rainer Industrie-Elektronik GmbH will not be liable for any damages, including indirect or consequential, or reliance upon the accuracy of this documentation. The information contained herein is subject to change without notice.

# CONTENTS

1. Syntax Explanation	9	4. Mathematic Routines	179
1.1. CPU Type	9	4.1. General	179
1.2. Page Layout	9	4.2. Basic Calculations	
1.3. Information	10	MADD - Addition in Floating Point Format	183
1.3.1. Processor	10	MSUB - Subtraction in Floating Point Format	183
1.3.2. Mnemonic (Command abbreviation)	10	MMUL - Multiplication in Floating Point Format	184
1.3.3. Function	11	MDIV - Division in Floating Point Format	184
1.3.4. Operating Mode	11	MSQR - Square Root in Floating Point Format	185
1.3.5. Addressing Modes / Opcode	12	4.3. Operand Manipulation	
1.3.6. Address Preselection	13	MSGN - Change Sign of Operand 1	185
1.3.7. Condition Code Register (CCR)	14	MCOP - Copy Operand OP1 to Operand OP2	186
1.4. Detailed Description	15	MEXG - Exchange Operands OP1 and OP2 with each other	186
2. Addressing Modes	17	4.4. Operand Loading	
2.1. IMPL. - Implied Addressing	17	LAL1 - Load Operand OP1 with Number (Absolute long)	187
2.2. DIR. - Direct Addressing	19	LAL2 - Load Operand OP2 with Number (Absolute long)	187
2.3. EXT. - Extended Addressing	21	LAW1 - Load Operand OP1 with Number (Absolute word)	188
2.4. IMMED. - Immediate Addressing	23	LAW2 - Load Operand OP2 with Number (Absolute word)	188
2.5. IND. - Indexed Addressing	25	LIL1 - Load Operand OP1 with Number (Integer long)	189
2.6. REL. - Relative Addressing	29	LIL2 - Load Operand OP2 with Number (Integer long)	189
2.7. Indirect Addressing	30	LIW1 - Load Operand OP1 with Number (Integer word)	190
2.7. Negation	32	LIW2 - Load Operand OP2 with Number (Integer word)	190
3. STL Instructions	33	LF1 - Load Operand OP1 with Number (IEEE format)	191
3.1. Load Instructions	33	LF2 - Load Operand OP2 with Number (IEEE format)	191
3.2. Store Instructions	51	4.5. Operand Saving	
3.3. Data Exchange between Registers	59	SAL - Store Operand OP1 in Absolute Long Format	192
3.4. Stack Instructions	69	SAW - Store Operand OP1 in Absolute Word Format	192
3.5. Logical Functions	81	SIL - Store Operand OP1 in Integer Long Format	193
3.6. Arithmetic Instructions	91	SIW - Store Operand OP1 in Integer Word Format	193
3.7. Test and Comparison Instructions	107	SFX - Store Operand OP1 in IEEE Format	194
3.8. Increment and Decrement Instructions	119		
3.9. Shift and Rotate Instructions	131		
3.10. Branch Instructions	147		
3.11. Miscellaneous Instructions	163		

4.6. Operand Temporary Memory		4.10. Utilities	
SFM1 - Store Operand OP1 in Memory 1	195	FCOP - Function Copy	226
SFM2 - Store Operand OP1 in Memory 2	195	FSMB - Function Set Memory Byte	227
SFM3 - Store Operand OP1 in Memory 3	195	FSMW - Function Set Memory Word	228
RFM1 - Load Operand OP2 from Memory 1	196	FCLR - Function Clear Memory	229
RFM2 - Load Operand OP2 from Memory 2	196	MCMP - Compare OP1 and OP2	230
RFM3 - Load Operand OP2 from Memory 3	196	MHIL - Limitation to High Limit; if OP1 > OP2, then OP2 $\Rightarrow$ OP1	231
4.7. Quick Multiplication		MLOL - Limitation to Low Limit; if OP1 < OP2, then OP2 $\Rightarrow$ OP1	232
FM2B - 2 Byte X 2 Byte Multiplication	197	5. Special Instructions	233
FM3B - 3 Byte X 2 Byte Multiplication	197	5.1. Arithmetic Processor (only CP80)	233
FM4B - 4 Byte X 2 Byte Multiplication	198	5.1.1. Operands	233
4.8. Number Conversion		5.1.2. APU Instruction Calls	234
CAF - Convert ASCII String to Floating Point (IEEE) Format	199	5.1.3. Number Formats	235
CFA - Convert OP1 to ASCII (without leading zeros)	200	5.1.4. 68881 APU Instruction Set	236
CFA0 - Convert OP1 to ASCII (with leading zeros)	202	5.1.5. Constants	238
CFEA - Convert OP1 to ASCII String with Exponent Format	204	5.2. Interface Operation (only CP80, PP60 and NTC6#)	241
CIA - Convert Integer to ASCII (without leading zeros)	206	5.2.1. SOB - Output Character	241
CIA0 - Convert Integer to ASCII (with leading zeros)	208	5.2.2. SIB - Read Character	242
CBCD - Convert Binary to BCD	210	5.2.3. SC - Request Interface Status	243
CBIN - Convert BCD to Binary	211	5.2.4. SF - Interface Functions (e.g. Initialization)	244
4.9. Conversion Routines		5.2.5. Handshake Techniques	255
General Binary $\Leftrightarrow$ Physical	212	6. Appendix	259
CBPP - Calculation Factors k and d from two Straight Line Points	214	6.1. Alphabetical Overview of B&R Mnemonics	259
CBPQ - Convert Binary $\Rightarrow$ Physical, Quick	216	6.2. Alphabetical Overview of Motorola Mnemonics	260
CPBQ - Convert Physical $\Rightarrow$ Binary, Quick	217	6.3. Alphabetical Overview of Mathematic Routines	261
CBP - Convert Binary $\Rightarrow$ Physical	218	6.4. Alphabetical Overview of B&R Short Mnemonics	261
CPB - Convert Physical $\Rightarrow$ Binary	220	6.5. Index	262
CIM - Convert Inch $\Rightarrow$ Millimeter	222		
CMI - Convert Millimeter $\Rightarrow$ Inch	224		

# Register

	Syntax Explanation	
	Addressing Modes	
STL Instructions	Load Instructions	
	Store Instructions	
	Data Exchange between Registers	
	Stack Instructions	
	Logical Functions	
	Arithmetic Instructions	
	Test and Comparison Instructions	
	Increment and Decrement Instructions	
	Shift and Rotate Instructions	
	Jump and Branch Instructions	
	Miscellaneous Instructions	
Mathematic Routines	Basic Calculations	
	Operand Manipulation	
	Operand Loading	
	Operand Saving	
	Operand Temporary Memory	
	Quick Multiplication	
	Number Conversion	
	Conversion Routines	
	Utilities	
Special Instructions	Arithmetic Processor (only CP80)	
	Interface Operation (only CP80, PP60 and NTCp6#)	

# 1. SYNTAX EXPLANATION

## 1.1. CPU TYPE

There are two different CPU types depending on the processor which is used.

Processor	CPU TYPE	Module
6303	A	CP40, CP41, NTCP33, NTCP34, PSCP35, PP40, CP30, CP31, CP32
6809	B	CP60, CP80, NTCP63, NTCP64, PSCP65, PP60

## 1.2. PAGE LAYOUT

In writing the STL commands description the differentiation between the two types of CPU has been taken into consideration for the simple reason that some commands were written once for CPU type A and once for CPU type B. Therefore the following pages have been divided into two halves for easy reading:

- Left side: 6303 commands description (CPU type A)
- Right side: 6809 commands description (CPU type B)

## 1.3. INFORMATION

For every command an information table is given which looks like this:

Motorola		Function														CPU type A / 6303										
B&R																										
Short																										
Addressing mode / Opcode						Address preselection														PG1000						
																				PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C

Motorola		Function										CPU type B / 6809														
B&R																										
Short																										
Addressing mode / Opcode						Address preselection										CP 80										
																PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C

### 1.3.1. Processor

The CPU type which applies to the description given is shown in the top right hand corner of the table. **CPU TYPE A** is always shown on the left hand side and **CPU TYPE B** is on the right. If one side is shaded **gray** the description that follows only concerns that CPU type (in this case - CPU type B).

### 1.3.2. Mnemonic (Command abbreviation)

There are three ways a command can be written, corresponding to three mnemonics, which can be configured for use with the PROgramming SYStem:

- 1) **Motorola:** MOTOROLA® Mnemonics
- 2) **B&R:** B&R Mnemonics
- 3) **Short:** For some B&R mnemonics shorter abbreviations have been developed to enable quicker STL command entries. When one of these short forms has been entered the corresponding B&R mnemonic (in B&R mode) or the corresponding MOTOROLA® mnemonic (in MIXM mode) is automatically loaded.

## 1.3.3. Function


Commands are represented by symbolic characters in this field. The symbols and characters used are as follows:

A	Accumulator A (8 Bit)	r <sub>8</sub>	8 bit register (A, B, CCR, DP)
B	Accumulator B (8 Bit)	r <sub>16</sub>	16 bit register (D, X, Y, SP!, SPU)
D	Accumulator D (16 Bit; A = HOB, B = LOB)	I	IRQ Mask
CCR	Condition code register (8 Bit)	^	Logical AND
DP	Register for direct addressing (8 Bit) (Direct Page Register)	∨	Logical OR
X	Index register X (16 Bit)	⊕	Logical exclusive-or (EXOR)
Y	Index register Y (16 Bit)	HOB	High order byte
SP!	System stack pointer (16 Bit)	LOB	Low order byte
SPU	User stack pointer (16 Bit)	EA	Effective address
PC	Program counter	IMM	Immediate value (constant)
M	Address of a memory location	dn	Data bit n of a register or position in memory
(M)	Contents of the memory location addressed by M (8 Bit)		
(M:M+1)	Contents of both memory locations addressed by M and M+1 (16 Bit)		


## 1.3.4. Operating Mode

The symbol "○" shows that the displayed command can be used in the PROgramming SYStem in this operating mode.

Example:



or



## 1.3.5. Addressing modes / Opcode

In the addressing mode which is possible for a certain command, two values are given and separated by "/".

- Example:** 4/2
- The first value is the *execution time* for a command given in *machine cycles*.
  - The second value is the *length* of the command in *bytes*.

A "+" can be found next to this value (e.g.: 4+/2+). In this case the meaning of the values are altered to: the execution time for the command is **four or more** machine cycles and the command is **two or more** bytes long.

A command's opcode is shown beneath in the table the command length and machine cycle values. If the opcode is longer than one byte it is connected by a blank character.

The following addressing modes are available:

<b>IMPL.</b>	<b>Implied</b> The instruction needs no additional parameters. The opcode itself includes all necessary address information.	<b>IMMED.</b>	<b>Immediate (Constant)</b> The effective address of the data is the location immediately following the opcode (i.e. the data to be used in the instruction immediately follows the opcode of the instruction).
<b>DIR.<sup>1)</sup></b>	<b>Direct</b> The least significant byte of the address is given in addition to the instruction. The most significant byte is defined by the DP register (Direct Page register).	<b>IND.</b>	<b>Indexed (Indirect Indexed<sup>2)</sup>)</b> With indexed addressing the effective address is calculated by adding the contents of the index register (X, Y <sup>1)</sup> , SP! <sup>1)</sup> , SPU <sup>1)</sup> ) with the offset which is given with the instruction.
<b>EXT.</b>	<b>Absolute (Indirect Absolute<sup>2)</sup>)</b> The entire address (2 bytes) is given in addition to the instruction.	<b>REL.</b>	<b>Relative</b> Relative addressing is used with conditional branches. The destination address is calculated by adding the actual PC (Program counter) and the entered 1 or 2 <sup>1)</sup> byte offset.

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode

<sup>2)</sup> **Indirect:** For addressing modes EXT. and IND. there are additional possibilities for *indirect* addressing. The effective address which refers to the instruction is found at the indicated address (can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode).



## 1.3.6. Address preselection

Several address preselections are possible:

MOTOROLA	B&R	
I	E	Input
O	A	Output
F	M	Flag
S	F	Start timer
T	Z	Timer (time elapsed flag)
#	#	Constant
P	P	Peripheral address
R	C	Register
X	I	Index register X
Y	Y	Index register Y <sup>1)</sup>
U	U	User stack pointer <sup>1)</sup>
!	!	System stack pointer <sup>1)</sup>
D	D	Direct addressing <sup>1)</sup>
G	G	Global RAM in PP60 (extended dual port RAM) <sup>1)</sup>
B	B	Block memory in PP60 <sup>1)</sup>

} Indexed  
addressing

The following symbols will be used to explain:


- can be used in the specified operating mode
- can be used with PROgramming SYStem Version 5.00 in PC 80 operating mode

1) can be used with PROgramming SYStem Version 5.00 in PC 80 operating mode

## 1.3.7. Condition Code Register (CCR)

Condition code register bits are changed according to the outcome of an instruction. The state of the condition code register influences e.g. conditional branches (depending on the condition code register a branch is executed or the next command is processed).

The condition code register format:



**Carry-Flag:** This bit is set to a one when the preceding calculation creates a carry in the case of addition or a borrow with subtraction i.e. the result is greater or smaller than the operation register can handle.

**Overflow-Flag:** This bit is set to a one by an operation which causes a signed two's complement arithmetic overflow i.e. the result is outside of the range from -128 to +127 (with a 1 byte value) or outside of the range from -32768 to +32767 (with a 2 byte value).

**Zero-Flag:** This bit is set to a one if the result of the previous operation was identically zero.

**Negative-Flag:** This bit contains exactly the value of the MSB of the result of the preceding operation.

**IRQ Mask:** If this bit is set to a one the processor will not recognize interrupts from the IRQ line. All processor interrupts are locked.

**Half-Carry:** This bit is set to a one and is used to indicate a carry from bit 3 to bit 4 as a result of an 8 bit addition (only ADCA, ADCB, ADDA and ADDB). This bit is used to perform a decimal add adjust operation.

**Bit 6 and 7:** In the **6303** these bits are always set to one and are not used.

These bits should **not** be changed by the user in the **6809**!

The following symbols are used:

- Flag is not influenced
- Flag is changed according to the operation
- ▲ Flag is set to a one
- ▼ Flag is set to a zero
- × State of the flag is not defined


## 1.4. Detailed Description

After the information table for each command the following is given:


- 1) A detailed description of the command
- 2) A diagram showing the data flow

According to the CPU type the diagram can have the following elements:


### CPU type A



### CPU type B



Registers, memory locations or condition code register bits which can be changed with an instruction are **shaded in grey**.



**Thick arrow** shows the data flow.


**Small arrow** represents a pointer (the contents of a register point to a memory location).

**Broken line** Register and pointer display the state of an instruction before it is sent.

## 2. ADDRESSING MODES

### 2.1. IMPL. - IMPLIED ADDRESSING

The opcode of the instruction contains all required information for executing the instruction. Entering parameters in addition to the instruction is not required. E.g.: ABA (B&R: A+B). Registers A and B are used by the processor. The data flow is as follows:



# Instruction Overview / Implied Addressing


MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ABA	A+B	DEX	DR	PULX	RVS
ABX	B+R	EXG <sup>1)</sup>	EXG <sup>1)</sup>	ROLA	RLA
ASLA	SLA	INCA	IA	ROLB	RLB
ASLB	SLB	INCB	IB	RORA	RRA
ASLD	SLD	INS	IS	RORB	RRB
CBA	AVB	INX	IR	RTS	RET
CLC	CLC	LSRA	SRA	SBA	A-B
CLI	CLI	LSRB	SRB	SEC	SEC
CLRA <sup>2)</sup>	CLA <sup>2)</sup>	LSRD	SRD	SEI	SEI
CLRB <sup>2)</sup>	CLB <sup>2)</sup>	MUL	A*B	TAB	MAB
COMA <sup>2)</sup>	COA <sup>2)</sup>	NOP	NOP	TBA	MBA
COMB <sup>2)</sup>	COB <sup>2)</sup>	PSHA	ANS	TFR <sup>1)</sup>	TFR <sup>1)</sup>
DAA	DK	PSHB	BNS	TPA	MCA
DECA	DA	PSHX	RNS	TSX	MSR
DECB	DB	PULA	AVS	TXS	MRS
DES	DS	PULB	BVS	XGDX	DXR

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode

<sup>2)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PG-PC or PC 80 operating modes

## 2.2. DIR. - DIRECT ADDRESSING

This mode of addressing is comparable with indexed addressing. The address which the instruction uses is set together in two bytes.




The memory range is broken down into pages of 256 bytes each. A page can be addressed directly with the preselection "D". This is written as follows. E.g.:

```
LDAA D 000
= D 200
```

The advantage of this mode of addressing is the shorter execution time of an instruction. This addressing mode is used when frequent and quick access of a certain address range is required.

**Example:** LDAA D xxx



# Instruction Overview / Direct Addressing

This addressing mode can only be used with the PROgramming SYStem Version 5.00 or higher in PC 80 operating mode.


MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	CMPA	CMP	ORAB	OB
ADCB	++B	CMPB	VB	ROL	SLI
ADDA	+	COM	K	ROR	SRE
ADDB	+B	DEC	DEC	SBCA	SUB
ADDD	+D	EORA	EXO	SBCB	--B
ANDA	UND	EORB	EB	STAA	=
ANDB	UB	INC	INC	STAB	=B
ASL	SL	LDAA	LAD	STD	=D
BITA	B	LDAB	LB	SUBA	-
BITB	BB	LDD	LD	SUBB	-B
CLR	CLR	ORAA	OD	SUBD	-D



## 2.3. EXT. - EXTENDED ADDRESSING

In this addressing mode two bytes representing the 16 bit address which is used by the instruction follow the opcode. Address preselections I, O, F, S, T, P, R, B and G can be used with extended addressing.

**Example:** `LDAA R 0000`



# Instruction Overview / Extended Addressing


MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	DEC	DEC	ROL	SLI
ADCB	++B	EORA	EXO	ROR	SRE
ADDA	+	EORB	EB	RST	RST
ADDB	+B	INC	INC	SBCA	SUB
ADDD	+D	JMP	SPI	SBCB	--B
ANDA	UND	JSR	SPU	SET	SET
ANDB	UB	LDAA	LAD	STAA	=
ASL	SL	LDAB	LB	STAB	=B
BITA	B	LDD	LD	STD	=D
BITB	BB	LDS	LS	STS	=S
CLR	CLR	LDX	LR	STX	=R
CMPA	CMP	LDY <sup>1)</sup>	LY <sup>1)</sup>	STY <sup>1)</sup>	=Y <sup>1)</sup>
CMPB	VB	LSR	SR	SUBA	-
COM	K	ORAA	OD	SUBB	-B
CPX	VR	ORAB	OB	SUBD	-D
CPY <sup>1)</sup>	VY <sup>1)</sup>	PRS	PRS		

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode

## 2.4. IMMED. - IMMEDIATE ADDRESSING

In this case one or two byte values which are processed by the instruction are given after the instruction. The value is stored in the area after the opcode.

**Example:** LDD # \$20FF



# Instruction Overview / Immediate Addressing

MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	CPX#	VRK	LDY# <sup>1)</sup>	LYK <sup>1)</sup>
ADCB	++B	CPY# <sup>1)</sup>	VYK <sup>1)</sup>	LDYL <sup>1)</sup>	LYL <sup>1)</sup>
ADDA	+	EIM <sup>2)</sup>	EIM <sup>2)</sup>	OIM <sup>2)</sup>	OIM <sup>2)</sup>
ADDB	+B	EORA	EXO	ORAA	OD
ADDD	+D	EORB	EB	ORAB	OB
AIM <sup>2)</sup>	AIM <sup>2)</sup>	LDAA	LAD	SBCA	SUB
ANDA	UND	LDAB	LB	SBCB	--B
ANDB	UB	LDD	LD	SUBA	-
BITA	B	LDK <sup>3)</sup>	LDK <sup>3)</sup>	SUBB	-B
BITB	BB	LDX#	LRK	SUBD	-D
CMPA	CMP	LDXL <sup>3)</sup>	LDL <sup>3)</sup>	TIM <sup>2)</sup>	TIM <sup>2)</sup>
CMPB	VB				

- <sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode
- <sup>2)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PG-PC operating mode (CPU type A only)
- <sup>3)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PG-PC or PC 80 operating modes

## 2.5. IND. - INDEXED ADDRESSING

Indexed addressing is possible with the following address preselections: X, Y, U, !

In all indexed addressing, one of the pointer registers (X, Y, SPU, SP!) is used in a calculation of the effective address of the operand to be used by the instruction. Three modes of indexed addressing are possible:

### 2.5.1. CONSTANT OFFSET INDEXED

Maximum and minimum value of the offset depend on the PROgramming SYStem operating mode:

Operating mode	PG1000	CP 80	PG-PC	PC 80
Offset	X 000 to X 255	X -128 to X 127	X 000 to X 255	X -32768 to X 32767 Y -32768 to Y 32767 U -32768 to U 32767 ! -32768 to ! 32767

In PC 80 mode the length of the instruction depends on the size of the offset:

Offset value	-16 to +15	-128 to -17 +16 to +127	-32768 to -129 +128 to +32767
Instruction length	Opcode + 0 byte	Opcode + 1 byte	Opcode + 2 bytes

The offset value is entered after the instruction and address preselection.


**Example:** Calculating the effective instruction length for the LDAA instruction in bytes. The description for this instruction shows the instruction length for indexed addressing (IND.) given with 2 +:

Offset value	-16 to +15	-128 to -17 +16 to +127	-32768 to -129 +128 to +32767
Instruction length	2 + 0 = 2 bytes	2 + 1 = 3 bytes	2 + 2 = 4 bytes


### 2.5.2. ACCUMULATOR - OFFSET INDEXED

This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. This addressing mode is only possible in CP 80 operating mode.

**Example:** `LDAA X, B`




The following can be used for an accumulator offset:



- A => Accumulator A
- B => Accumulator B
- D => Accumulator D
- I => Index register X
- Y => Index register Y
- U => User stack pointer SPU
- ! => System stack pointer SP!

### 2.5.3. POSTINCREMENT / PREDECREMENT INDEXED

The pointer register can be decremented automatically before executing an instruction or incremented after executing the instruction. This mode of addressing is only possible with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode.



**Increment** the pointer register by **1** **after** executing the instruction  
**Increment** the pointer register by **2** **after** executing the instruction  
**Decrement** the pointer register by **1** **before** executing the instruction  
**Decrement** the pointer register by **2** **before** executing the instruction

X => Index register X  
Y => Index register Y  
U => User stack pointer SPU  
! => System stack pointer SP!

**Example:** `LDAA X,++`

# Instruction Overview / Indexed Addressing

MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	DEC	DEC	LSR	SR
ADCB	++B	EORA	EXO	ORAA	OD
ADDA	+	EORB	EB	ORAB	OB
ADDB	+B	INC	INC	ROL	SLI
ADDD	+D	JMP	SPI	ROR	SRE
ANDA	UND	JSR	SPU	SBCA	SUB
ANDB	UB	LDAA	LAD	SBCB	--B
ASL	SL	LDAB	LB	STAA	=
BITA	B	LDD	LD	STAB	=B
BITB	BB	LDS	LS	STD	=D
CLR	CLR	LDX	LR	STS	=S
CMPA	CMP	LDY <sup>1)</sup>	LY <sup>1)</sup>	STX	=R
CMPB	VB	LEA <sup>1)</sup>	LE <sup>1)</sup>	STY <sup>1)</sup>	=Y <sup>1)</sup>
COM	K	LEAU <sup>1)</sup>	LEU <sup>1)</sup>	SUBA	-
CPX	VR	LEAX <sup>1)</sup>	LER <sup>1)</sup>	SUBB	-B
CPY <sup>1)</sup>	VY <sup>1)</sup>	LEAY <sup>1)</sup>	LEY <sup>1)</sup>	SUBD	-D

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode



## 2.6. REL. - RELATIVE ADDRESSING

Relative addressing is only used with certain branch instructions. The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. Short (1 byte offset) and long (2 byte offset) relative addressing modes are available.

### Instruction Overview / Relative Addressing

SHORT		LONG <sup>1)</sup>	
MOTOROLA	B&R	MOTOROLA	B&R
BCC	JC0	BCCL	JC0L
BEQ	SP0	BEQL	SP0L
BHI	SP>	BHIL	SP>L
BCS	SP<	BCSL	SP<L
BLS	J<=	BLSL	J<=L
BMI	J-	BMIL	J-L
BNE	SN0	BNEL	SN0L
BPL	J+	BPLL	J+L

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 and higher in PC 80 operating mode

## 2.7. INDIRECT ADDRESSING

In addition to extended and indexed addressing the option of using the resulting address as an "*address of an address*" is available. This means that if using **extended indirect** or **indexed indirect** addressing the effective address to which the instruction applies is found in the memory location that the original address points to. This mode of addressing is distinguished by square cornered brackets "[ ]".

To select indirect addressing the cursor must be positioned in the address preselection field in the STL entry line.

**Example:**      LDAA    [ X ,++

**Example:**      LDAA    [ R 1000

Indirect addressing is only possible with 2 byte postincrement or predecrement.

# Instruction Overview / Indirect Addressing

MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	DEC	DEC	LSR	SR
ADCB	++B	EORA	EXO	ORAA	OD
ADDA	+	EORB	EB	ORAB	OB
ADDB	+B	INC	INC	ROL	SLI
ADDD	+D	JMP	SPI	ROR	SRE
ANDA	UND	JSR	SPU	SBCA	SUB
ANDB	UB	LDAA	LAD	SBCB	--B
ASL	SL	LDAB	LB	STAA	=
BITA	B	LDD	LD	STAB	=B
BITB	BB	LDS	LS	STD	=D
CLR	CLR	LDX	LR	STS	=S
CMPA	CMP	LDY <sup>1)</sup>	LY <sup>1)</sup>	STX	=R
CMPB	VB	LEA! <sup>1) 2)</sup>	LE! <sup>1) 2)</sup>	STY <sup>1)</sup>	=Y <sup>1)</sup>
COM	K	LEAU <sup>1) 2)</sup>	LEU <sup>1) 2)</sup>	SUBA	-
CPX	VR	LEAX <sup>1) 2)</sup>	LER <sup>1) 2)</sup>	SUBB	-B
CPY <sup>1)</sup>	VY <sup>1)</sup>	LEAY <sup>1) 2)</sup>	LEY <sup>1) 2)</sup>	SUBD	-D

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 or higher in PC 80 operating mode

<sup>2)</sup> not possible with extended indirect addressing

## 2.7. NEGATION

Negation is only possible with 1 bit addresses. Negation is possible with the following address preselections:

I	Digital input
O	Digital output
F	Flag
S	Start timer
T	Timer (timer elapsed signal)

To select negation the cursor must be positioned in the address preselection field in the STL entry line.

### Instruction Overview / Negation

MOTOROLA	B&R	MOTOROLA	B&R	MOTOROLA	B&R
ADCA	ADD	CPX#	VRK	ORAA	OD
ADCB	++B	CPY# <sup>1)</sup>	VYK <sup>1)</sup>	ORAB	OB
ADDA	+	DEC	DEC	PRS	PRS
ADDB	+B	EORA	EXO	ROL	SLI
ADDD	+D	EORB	EB	ROR	SRE
ANDA	UND	INC	INC	RST	RST
ANDB	UB	LDAA	LAD	SBCA	SUB
ASL	SL	LDAB	LB	SBCB	--B
BITA	B	LDD	LD	SET	SET
BITB	BB	LDK	LDK	STAA	=
CLR	CLR	LDX#	LRK	STAB	=B
CMPA	CMP	LDY <sup>1)</sup>	LYK <sup>1)</sup>	STD	=D
CMPB	VB	LSR	SR	SUBA	-
COM	K			SUBB	-B

<sup>1)</sup> can only be used with PROgramming SYStem Version 5.00 in PC80 operating mode

## 3. STL INSTRUCTIONS

### 3.1. LOAD INSTRUCTIONS

All instructions which load data (1 or 2 bytes) from a given memory position to a register.


Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
LDAA	LAD	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDAB	LB	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDD	LD	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDK	LDK		<input type="radio"/>		<input type="radio"/>
LDL	LDL		<input type="radio"/>		<input type="radio"/>
LDX	LR	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDX#	L RK	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDXL	L RL	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LDY	LY				<input type="radio"/>
LDY#	LYK				<input type="radio"/>
LDYL	LYL				<input type="radio"/>
LDS	LS	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
LEA!	LE!				<input type="radio"/>
LEAU	LEU				<input type="radio"/>
LEAX	LER			<input type="radio"/>	<input type="radio"/>
LEAY	LEY				<input type="radio"/>

Motorola	LDAA	Function	CPU type A / 6303																							
B&R	LAD	(M) ⇒ A																								
Short	L																									
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	96	B6	86	A6		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	LDAA	Function	CPU type B / 6809																							
B&R	LAD	(M) ⇒ A																								
Short	L																									
Addressing mode / Opcode						Address preselection											<input type="radio"/> CP 80 <input type="radio"/> PC 80									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	96	B6	86	A6		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Accumulator A is loaded with the contents of location M in memory.

When loading 1 bit data (address preselections I, O, F, S, T) data bit 0 from accumulator A contains the respective information. Data bits 1 to 7 have a NULL value.




Motorola	LDAB	Function	CPU type A / 6303																							
B&R	LB	(M) ⇒ B																								
Short																										
Addressing mode / Opcode		Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D6	F6	C6	E6		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Motorola	LDAB	Function	CPU type B / 6809																							
B&R	LB	(M) ⇒ B																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80 <input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D6	F6	C6	E6		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Accumulator B is loaded with the contents of location M in memory.

When loading 1 bit data (address preselections I, O, F, S, T) data bit 0 from accumulator B contains the respective information. Data bits 1 to 7 have a NULL value.




Motorola	LDD	Function														CPU type A / 6303										
B&R	LD	(M:M+1) ⇒ D																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DC	FC	CC	EC		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	●	●	▼	0

Motorola	LDD	Function	CPU type B / 6809																							
B&R	LD	(M:M+1) ⇒ D																								
Short																										
Addressing mode / Opcode						Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	5/2	6/3	3/3	5+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DC	FC	CC	EC		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Accumulator D is loaded with the contents of locations M and M+1 in memory.

When loading 1 bit data (address preselections I, O, F, S, T) data bit 0 from accumulator A contains the contents of location M in memory and data bit 0 from accumulator B holds the contents of location M+1 which is the next higher address. Data bits 1 to 7 have a NULL value.






Motorola	LDK	Function														CPU type A / 6303										
B&R	LDK	M ⇨ D																								
Short																										
Addressing mode / Opcode						Address preselection														<div>PG1000</div> <div><div></div>PG-PC</div>						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			CC			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Motorola	LDK	Function														CPU type B / 6809											
B&R	LDK	M ⇨ D																									
Short																											
Addressing mode / Opcode												Address preselection														CP 80	
																								<input type="radio"/>		PC 80	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
			CC			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Accumulator D is loaded with address M.

The command corresponds with the LDD # xxxx command. The PROgramming SYStem replaces the address given in the STL input line by the user with the effective address (hexadecimal value) which the B&R address (=address preselection + address position) holds in PLC memory.

**Example:** LDK R 0000 (in a CP40)




Motorola	LDL	Function																CPU type A / 6303					
B&R	LDL	M ⇨ D																					
Short																							
Addressing mode / Opcode						Address preselection																PG1000	
																							PG-PC
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR		
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N
			CC																		C	D	Z
																					0	1	2
																					3	4	5

Motorola	LDL	Function										CPU type B / 6809														
B&R	LDL	M ⇨ D																								
Short																										
Addressing mode / Opcode						Address preselection										<input type="checkbox"/> CP 80 <input type="radio"/> PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			CC																		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

A label with address M is loaded to accumulator D.

This instruction corresponds to the LDD # xxxx command. Only one label name can be entered in the STL input line by the user. The PROGRAMMING SYSTEM replaces this name with the effective address (hexadecimal value) which the label stands for in PLC memory.

**Example:** LDL TAB1




**Note:** If a table name is given for the label accumulator D contains the address of the table header after executing the instruction. The first data byte is saved effectively in the memory location with address D + 15 (see the PROgramming SYStem user's manual, chapter 7 Table Editor).

Motorola	LDX	Function														CPU type A / 6303										
B&R	LR	(M:M+1) ⇔ X																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DE	FE	CE	EE																						

Motorola	LDX	Function														CPU type B / 6809											
B&R	LR	(M:M+1) ⇒ X																									
Short																											
Addressing mode / Opcode													Address preselection													<input type="radio"/> CP 80	
																										<input type="radio"/> PC 80	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
	5/2	6/3	3/3	5+2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
	9E	BE	8E	AE																							

Index register X is loaded with the contents of memory locations M and M + 1.




Motorola	LDX#	Function	CPU type A / 6303															
B&R	LRK	M $\Rightarrow$ X																
Short																		
Addressing mode / Opcode						Address preselection						<input type="radio"/> PG1000						
												<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I
			CE			0	0	0	0	0	0							
CCR																		

Motorola	LDX#	Function	CPU type B / 6809															
B&R	LRK	M $\Rightarrow$ X																
Short																		
Addressing mode / Opcode						Address preselection						<input type="radio"/> CP 80						
												<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I
			8E			0	0	0	0	0	0							
CCR																		

Index register X is loaded with address M.

The command corresponds with the LDX # xxxx command. The PROgramming SYStem replaces the address given in the STL input line by the user with the effective address (hexadecimal value) which the B&R address (=address preselection + address position) holds in PLC memory.

**Example:** LDX# R 0000 (in a CP80 => CPU type B / 6809)




Motorola	LDXL	Function														CPU type A / 6303										
B&R	LRL	M ⇨ X																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			CE																							

Motorola	LDXL	Function	CPU type B / 6809																								
B&R	LRL	M ⇨ X																									
Short																											
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80 <input type="radio"/> PC 80					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
			8E																								
																						<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

A label with address M is loaded to index register X.

This instruction corresponds to the LDX # xxxx command. Only one label name can be entered in the STL input line by the user. The PROgramming SYStem replaces this name with the effective address (hexadecimal value) which the label stands for in PLC memory.

**Example:**      LDXL      TAB1




**Note:** If a table name is given for the label index register X contains the address of the table header after executing the instruction. The first data byte is saved effectively in the memory location with address D + 15 (see the PROgramming SYStem user's manual, chapter 7 Table Editor).

Motorola		Function										CPU type A / 6303									
B&R																					
Short																					
Addressing mode / Opcode						Address preselection						PG1000									
												PG-PC									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H

Motorola	LDY	Function														CPU type B / 6809											
B&R	LY	(M:M+1) ⇒ Y																									
Short																											
Addressing mode / Opcode													Address preselection													<input type="checkbox"/> CP 80	
																										<input type="radio"/> PC 80	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
	6/3	7/4	4/4	6+/3+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
	10 9E	10 BE	10 8E	10 AE								●	●	●	●	●	●	●	●	●	○	○	●	●	▼	○	

Index register Y is loaded with the contents of the given memory locations M and M + 1.




Motorola						Function										CPU type A / 6303														
B&R																														
Short																														
Addressing mode / Opcode											Address preselection											PG1000								
																						PG-PC								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR									
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C				

Motorola	LDY#	Function														CPU type B / 6809											
B&R	LYK	M ⇨ Y																									
Short																											
Addressing mode / Opcode														Address preselection										<input type="checkbox"/> CP 80			
																								<input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
			4/4			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
			10 8E			●	●	●	●	●	●	●	●	●	●	●	●	●	●	●	●	○	○	●	●	○	○

Index register Y is loaded with address M.

The command corresponds with the LDY # xxxx command. The PROgramming SYStem replaces the address given in the STL input line by the user with the effective address (hexadecimal value) which the B&R address (=address preselection + address position) holds in PLC memory.

**Example:** LDY# I 000 (in a CP80 = CPU type B / 6809)




Motorola		Function	CPU type A / 6303
B&R			
Short			
Addressing mode / Opcode		Address preselection	
		PG1000	
		PG-PC	
IMPL.	DIR.	EXT.	IMMED.
IND.	REL.	I	O
		F	S
		T	#
		P	R
		X	Y
		D	U
		!	B
		G	
		CCR	
		E	A
		M	F
		Z	#
		P	C
		I	Y
		D	U
		!	B
		G	H
		I	N
		Z	V
		C	

Motorola	LDYL	Function														CPU type B / 6809										
B&R	LYL	M ⇄ Y																								
Short																										
Addressing mode / Opcode						Address preselection												<input type="checkbox"/> CP 80 <input type="radio"/> PC 80								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			4/4			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			10 8E																		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

A label with address M is loaded to index register Y.

This instruction corresponds to the LDY # xxxx command. Only one label name can be entered in the STL input line by the user. The PROgramming SYStem replaces this name with the effective address (hexadecimal value) which the label stands for in PLC memory.

**Example:**      LYL      TEST




**Note:** If a table name is given for the label index register Y contains the address of the table header after executing the instruction. The first data byte is saved effectively in the memory location with address D + 15 (see the PROgramming SYStem user's manual, chapter 7 Table Editor).



Motorola	LDS	Function														CPU type A / 6303										
B&R	LS	(M:M+1) ⇒ SP!																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9E	BE	8E	AE																						

Motorola	LDS	Function	CPU type B / 6809																							
B&R	LS	(M:M+1) ⇒ SP!																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80 <input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/3	7/4	4/4	6+3/+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	10 DE	10 FE	10 CE	10 EE																						

The system stack pointer SP! is loaded with the contents of memory locations M and M+1.




Motorola		Function														CPU type A / 6303											
B&R																											
Short																											
Addressing mode / Opcode						Address preselection														PG1000							
																				PG-PC							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	

Motorola		LEA!		Function										CPU type B / 6809																	
B&R		LE!		EA ⇒ SP!																											
Short																															
Addressing mode / Opcode										Address preselection										<div>CP 80</div> <div>PC 80</div>											
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR										
			4÷2÷			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C					
			32													●	●		●	●			○	○	○	○	○				

The effective address EA is calculated from the indexed addressing given by the instruction and is stored in system stack pointer SP!.

**Example:**    **LEA!**    **! 010**            **SP! + 10  $\Rightarrow$  SP!**  
                  **LEA!**    **Y ,D**            **Y + D  $\Rightarrow$  SP!**  
                  **LEA!**    **[ X ,++**            **(X:X+1)  $\Rightarrow$  SP!; X + 2  $\Rightarrow$  X**




Motorola			Function														CPU type A / 6303											
B&R																												
Short																												
Addressing mode / Opcode												Address preselection														PG1000		
																										PG-PC		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR							
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C		

Motorola	LEAU	Function										CPU type B / 6809									
B&R	LEU	EA $\Rightarrow$ SPU																			
Short																					
Addressing mode / Opcode						Address preselection						CP 80		PC 80		CCR					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H
			4+/2+																		
			33																		

The effective address EA is calculated from the indexed addressing given by the instruction and is stored in user stack pointer SPU.

**Example:**    **LEAU**    **!**    **1000**    **SP! + 1000  $\Rightarrow$  SPU**  
                   **LEAU**    **Y** ,**B**        **Y + B  $\Rightarrow$  SPU**  
                   **LEAU**    **[ X** ,**A**        **(X+A:X+A+1)  $\Rightarrow$  SPU**




Motorola			Function															CPU type A / 6303									
B&R																											
Short																											
Addressing mode / Opcode						Address preselection															PG1000						
																					PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	

Motorola	LEAX		Function										CPU type B / 6809															
B&R	LER		EA ⇒ X																									
Short																												
Addressing mode / Opcode													Address preselection													<input type="radio"/> CP 80 <input type="radio"/> PC 80		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR							
			4+/2+			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C		
			30																									

The effective address EA is calculated from the indexed addressing given by the instruction and is stored in index register X.

**Example:**    **LEAX**    **U**    - 1000    SPU - 1000  $\Rightarrow$  X  
                   **LEAX**    **Y** , **B**            Y + B  $\Rightarrow$  X  
                   **LEAX**    [ **X** , ++        (X:X+1)  $\Rightarrow$  X; X + 2 X




Motorola		Function														CPU type A / 6303											
B&R																											
Short																											
Addressing mode / Opcode												Address preselection														PG1000	
																										PG-PC	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	

Motorola	LEAY	Function	CPU type B / 6809																									
B&R	LEY	EA ⇒ Y																										
Short																												
Addressing mode / Opcode			CP 80 PC 80																									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR							
			4+/2+			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C		
			31												●	●		●	●				○	○		●	○	○

The effective address EA is calculated from the indexed addressing given by the instruction and is stored in index register Y.

**Example:** LEAY I, -- SP! -2  $\Rightarrow$  SP!; SP!  $\Rightarrow$  Y  
 LEAY Y, B Y + B  $\Rightarrow$  Y  
 LEAY [X, A (X+A:X+A+1)  $\Rightarrow$  Y





## 3.2. STORE INSTRUCTIONS

All instructions which store data (1 or 2 bytes) from a register to a designated location in memory are explained in this section.


Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
STAA	=	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
STAB	=B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
STD	=D	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
STX	=R	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
STY	=Y	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
STS	=S	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	STAA	Function														CPU type A / 6303										
B&R	=	A ⇨ (M)																								
Short	I																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3		4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	97	B7		A7		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input type="radio"/>	<input type="radio"/>	

Motorola	STAA	Function														CPU type B / 6809										
B&R	=	A ⇨ (M)																								
Short	I																									
Addressing modes / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3		4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	97	B7		A7		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of accumulator A is stored in the memory location with address M. Accumulator A remains unchanged.

If the destination address points to a 1 bit location (O, F, or S), only data bit 0 from accumulator A is stored.






Motorola	STAB	Function	CPU type A / 6303																							
B&R	=B	B ⇨ (M)																								
Short																										
Addressing modes / Opcode			Address preselection																							
			<input type="radio"/> PG1000																							
			<input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3		4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D7	F7		E7		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	STAB	Function										CPU type B / 6809														
B&R	=B	B ⇨ (M)																								
Short																										
Addressing modes / Opcode												Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3		4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D7	F7		E7		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of accumulator B is stored in the memory location with address M. Accumulator B remains unchanged.

If the destination address points to a 1 bit location (O, F, or S), only data bit 0 from accumulator B is stored.




Motorola	STAD	Function														CPU type A / 6303										
B&R	=D	D ⇨ (M:M+1)																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3		5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DD	FD		ED		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>				<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>							<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Motorola	STAD	Function														CPU type B / 6809										
B&R	=D	D ⇨ (M:M+1)																								
Short																										
Addressing modes / Opcode						Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	5/2	6/3		5+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DD	FD		ED		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

The contents of accumulator D is stored in the memory location with addresses M and M+1. D remains unchanged.


If the destination address points to a 1 bit memory location (O, F, or S), only data bit 0 from accumulator A is stored in location M and data bit 0 from accumulator B in location M+1.



Motorola	STX	Function	CPU type A / 6303																							
B&R	=R	X ⇒ (M:M+1)																								
Short																										
Addressing modes / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3		5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	DF	FF		EF																						

Motorola	STX	Function														CPU type B / 6809										
B&R	=R	X ⇨ (M:M+1)																								
Short																										
Addressing modes / Opcode										Address preselection										<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	5/2	6/3		5+2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9F	BF		AF																						


The contents of index register X will be stored in the memory locations with addresses M and M+1. X remains unchanged.



Motorola		Function										CPU type A / 6303									
B&R																					
Short																					
Addressing mode / Opcode						Address preselection						PG1000									
												PG-PC									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H
																					I
																					N
																					Z
																					V
																					C

Motorola		Function										CPU type B / 6809									
B&R		=Y										Y ⇔ (M:M+1)									
Short																					
Addressing mode / Opcode						Address preselection						CP 80									
												PC 80									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H
																					I
																					N
																					Z
																					V
																					C


The contents of index register Y will be stored in the memory locations with addresses M and M+1. Y remains unchanged.



Motorola	STS	Function														CPU type A / 6303											
B&R	=S	SP! ⇨ (M:M+1)																									
Short																											
Addressing modes / Opcode												Address preselection														<input type="radio"/> PG1000	
																										<input type="radio"/> PG-PC	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
	4/2	5/3		5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
	9F	BF		AF																							

Motorola	STS	Function														CPU type B / 6809														
B&R	=S	SP! ⇨ (M:M+1)																												
Short																														
Addressing modes / Opcode												Address preselection												<input type="radio"/> CP 80						
																								<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR									
	6/3	7/4		6+/3+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C				
	10 DF	10 FF		10 EF																										

The contents of system stack pointer SP! will be stored in the memory locations with addresses M and M+1. SP! remains unchanged.






### 3.3. DATA EXCHANGE BETWEEN REGISTERS

All instructions which store data (1 or 2 bytes) from a register to another or exchange data between two registers, are described in this section.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
TAB	MAB	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TBA	MBA	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TAP	MAC	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TPA	MCA	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TSX	MSR	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TXS	MRS	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
XGDX	DXR	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
TFR	TFR				<input type="radio"/>
EXG	EXG				<input type="radio"/>


Motorola	TAB	Function																CPU type A / 6303								
B&R	MAB	A ⇒ B																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> PG1000 <input type="radio"/> PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
16																										

The contents of accumulator A will be copied to accumulator B.



Motorola	TAB	Function																CPU type B / 6809								
B&R	MAB	A ⇒ B																								
Short																										
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80		
																								<input type="radio"/> PC 80		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1F 89																										


The contents of accumulator A will be copied to accumulator B.






Motorola	TBA	Function																CPU type A / 6303								
B&R	MBA	B ⇨ A																								
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
17																										

The contents of accumulator B will be copied to accumulator A.




Motorola	TBA	Function	CPU type B / 6809																							
B&R	MBA	B ⇨ A																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
1F 98																										

The contents of accumulator B will be copied to accumulator A.



Motorola	TAP	Function	CPU type A / 6303																							
B&R	MAC	A ⇨ CCR																								
Short																										
Addressing mode / Opcode		Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
06																										

The contents of accumulator A will be copied to condition code register CCR.




#### Note:

If the Interrupt Inhibit Bit I (Bit 4 of the condition code register) is set to logic 1 by the user all interrupts are locked. This technique is used if parts of the user program are not to be broken by an interrupt in any case.

**Before the END instruction is processed bit I absolutely must be set to logic 0 again.**

Motorola	TAP	Function	CPU type B / 6809																							
B&R	MAC	A ⇨ CCR																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1F 8A																										

The contents of accumulator A will be copied to condition code register CCR.



#### Note:

If the Interrupt Inhibit Bit I (Bit 4 of the condition code register) is set to logic 1 by the user all interrupts are locked. This technique is used if parts of the user program are not to be broken by an interrupt in any case.


**Before the END instruction is processed bit I absolutely must be set to logic 0 again.**

**Bit 7 and 6 of the condition code register may not be changed by the user.**

Motorola	TPA	Function																CPU type A / 6303								
B&R	MCA	CCR ⇒ A																								
Short																										
Addressing mode / Opcode												Address preselection												<input type="radio"/> PG1000 <input type="radio"/> PG-PC		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
07																										


Motorola	TPA	Function														CPU type B / 6809										
B&R	MCA	CCR ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1F A8																										

The contents of condition code register CCR will be copied to accumulator A.




Motorola	TSX	Function														CPU type A / 6303										
B&R	MSR	SP! + 1 ⇨ X																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
30																										

Index register X will be loaded with the address of the memory location which holds the last valid value of the stack. Since in 6303 processors the stack pointer points to the next free location in the stack a value of 1 is added to the system stack pointer SP! and the accumulator is stored in index register X.




Motorola	TSX	Function														CPU type B / 6809											
B&R	MSR	SP! ⇨ X																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
1F 41																											

Index register X will be loaded with the address of the memory location which holds the last valid value of the stack. Since in 6809 processors the stack pointer points to the last valid value in the stack no corrections which are required in the 6303 processor must be done. Therefore SP! is copied to index register X.




Motorola	TXS	Function														CPU type A / 6303										
B&R	MRS	X - 1 ⇨ SP!																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
35																										

This instruction is the opposite of the TSX instruction. The contents of index register X are reduced by 1 and loaded to the system stack pointer.



Motorola	TXS	Function														CPU type B / 6809											
B&R	MRS	X ⇒ SP!																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
1F 14																											

This instruction is the opposite of the TSX instruction. The contents of index register X are loaded to the system stack pointer.




**Attention:** The system stack pointer SP! may only be changed if the running of stack operations is thoroughly understood. If the system stack pointer is not changed carefully the result may be a CPU error. This causes a HALT in the CPU; the error message "STACK ERROR" is shown in the status test.

Motorola	XGDX	Function																CPU type A / 6303											
B&R	DXR	D ⇔ X																											
Short																													
Addressing mode / Opcode												Address preselection																<input type="radio"/> PG1000	
																												<input type="radio"/> PG-PC	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR								
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C			
18																													

Motorola	XGDX	Function														CPU type B / 6809										
B&R	DXR	D ⇔ X																								
Short																										
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80		
																								<input type="radio"/> PC 80		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
7/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1E 10																										

The contents of accumulator D are exchanged with the contents of index register X.



Motorola			Function														CPU type A / 6303									
B&R																										
Short																										
Addressing mode / Opcode						Address preselection														PG1000						
																				PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C

Motorola	TFR	Function														CPU type B / 6809										
B&R	TFR	$r_{Source} \Rightarrow r_{Destination}$																								
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1F																						•	•	•	•	•


The contents of the indicated source register will be copied to the destination register. The source and destination registers must be the same size; either a 1 byte register (A, B, DP or CCR) or a 2 byte register (D, X, Y, SP!, SPU or PC).

**Syntax:**

TFR			r,r	Destination register
				Source register

The entire instruction consists of two bytes. The first byte is the opcode (instruction) and the second byte (post byte) gives the source and destination byte.

Dest. / Srce. register	r	Postbyte	
		Srce.	Dest.
D	D	0000	0000
X	X	0001	0001
Y	Y	0010	0010
SPU	!	0011	0011
SP!	!	0100	0100
PC	\$	0101	0101
A	A	1000	1000
B	B	1001	1001
DP	P	1011	1011
CCR	C	1010	1010



**Attention:** This system stack pointer SP! may only be changed if the running of stack operations is thoroughly understood. If the system stack pointer is not changed carefully the result may be a CPU error. This causes a HALT in the CPU; the error message "STACK ERROR" is shown in the status test.

Changing the program counter PC causes an unconditional jump to the address loaded to the PC.

Motorola		Function														CPU type A / 6303										
B&R																										
Short																										
Addressing mode / Opcode						Address preselection														PG1000						
																				PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C

Motorola	EXG	Function	CPU type B / 6809																							
B&R	EXG	$r_1 \Leftrightarrow r_2$																								
Short																										
Addressing mode / Opcode						Address preselection										<input type="radio"/> CP 80										
																<input type="radio"/> PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
7/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1E																						•	•	•	•	•


The contents of the indicated registers are exchanged. Both registers must be the same size; either a 1 byte register (A; B, DP or CCR) or a 2 byte register (D, X, Y, SP!, SPU or PC).

**Syntax:**

<b>EXG</b>				<b>r,r</b>	Register 2
				└───┘	Register 1

The entire instruction consists of two bytes. The first byte is the opcode (instruction) and the second byte (post byte) gives the registers to be exchanged.

Register 1 / 2	r	Postbyte	
		Register 1	Register 2
D	D	0000	0000
X	X	0001	0001
Y	Y	0010	0010
SPU	U	0011	0011
SP!	!	0100	0100
PC	\$	0101	0101
A	A	1000	1000
B	B	1001	1001
DP	P	1011	1011
CCR	C	1010	1010



**Attention:** This system stack pointer SP! may only be changed if the running of stack operations is thoroughly understood. If the system stack pointer is not changed carefully the result may be a CPU error. This causes a HALT in the CPU; the error message "STACK ERROR" is shown in the status test.

Changing the program counter PC causes an unconditional jump to the address loaded to the PC.



## 3.4. STACK INSTRUCTIONS

Instructions which put the contents of a register (1 or 2 bytes) on a stack or retrieve them from it are covered in this section.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
PSH	PSH				○
PUL	PUL				○
PSHA	ANS	○	○	○	○
PULA	AVS	○	○	○	○
PSHB	BNS	○	○	○	○
PULB	BVS	○	○	○	○
PSHX	RNS	○	○	○	○
PULX	RVS	○	○	○	○

Motorola		Function										CPU type A / 6303														
B&R																										
Short																										
Addressing mode / Opcode						Address preselection										PG1000										
																PG-PC										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C

Motorola	PSH	Function	CPU type B / 6809										
B&R	PSH	Saves contents of the indicated register to the system or user stack.											
Short													

Addressing mode / Opcode						Address preselection											<input type="checkbox"/> CP 80 <input type="radio"/> PC 80									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
54/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
34 / 36																		●	●			○	○	○	○	○

This instruction is used to put one or more user indicated registers on a stack (system or user).

**Syntax:**

```
PSH    s ,r.....
```

Register to be placed on the stack  
Stack upon which the register shall be placed

The entire instruction consists of two bytes. The first byte (opcode) gives the stack. The registers to be placed on the stack are defined in second byte (postbyte). If more registers are defined in the postbyte they are placed on the stack in a certain order. The order is shown in the tables below in the direction the arrow points.

s = ! (Opcode = \$34) Register order on a SP!		
Register	r	Postbyte
CCR	C	xxxxxxxx1
A	A	xxxxxxxx1x
B	B	xxxxxx1xx
DP	P	xxxxx1xxx
X	X	xxxx1xxxx
Y	Y	xx1xxxxxx
SPU	U	x1xxxxxxx
PC	\$	1xxxxxxx
All except PC	*	01111111

s = U (Opcode = \$36) Register order on a SPU		
Register	r	Postbyte
CCR	C	xxxxxxxx1
A	A	xxxxxxxx1x
B	B	xxxxx1xx
DP	P	xxxx1xxxx
X	X	xxx1xxxx
Y	Y	xx1xxxxx
SP!	!	x1xxxxxx
PC	\$	1xxxxxxx
All except PC	*	01111111

Different registers can be combined in the **postbyte**.

**Example:**     **PSH    ! ,ABY**            This instruction causes registers A, B and Y to be placed on the stack.



**An entry of...**                      **is changed by the PROgramming SYSTEM to...**

**PSH    ! ,\***                      **PSH    ! ,CABPXYU**

**PSH    U ,\***                      **PSH    U ,CABPXY!**

**PSH    U ,XBC**                  **PSH    U ,CBX**

The following data flow applies for each of the registers given:



Motorola		Function														CPU type A / 6303											
B&R																											
Short																											

Addressing mode / Opcode											Address preselection											PG1000				
																						PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C

Motorola	PUL	Function	CPU type B / 6809																								
B&R	PUL	Load indicated register with data from the system or user stack.																									
Short																											
Addressing mode / Opcode						Address preselection																<input type="checkbox"/>	CP 80				
																						<input type="radio"/>	PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
5+2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
35 / 37																						•	•	•	•	•	•

This instruction is used to load one or more registers with data from a system or user stack.

**Syntax:**

```
PUL    r, [r]
```

Register with data to be loaded from the stack

Stack to load the data from

The entire instruction consists of two bytes. The first byte (opcode) gives the stack. The registers to be loaded from the stack are defined in second byte (postbyte). If more registers are defined in the postbyte they are loaded from the stack in a certain order. The order is shown in the tables below in the direction the arrow points.

s = ! (Opcode = \$35) Load register from SP!		
Register	r	Postbyte
CCR	C	xxxxxxx1
A	A	xxxxxxx1x
B	B	xxxxxx1xx
DP	P	xxxxx1xxx
X	X	xxxx1xxxxx
Y	Y	xx1xxxxxxx
SPU	U	x1xxxxxxx
PC	\$	1xxxxxxx
All except PC	*	01111111

s = U (Opcode = \$37) Load register from SPU		
Register	r	Postbyte
CCR	C	xxxxxxx1
A	A	xxxxxxx1x
B	B	xxxxx1xx
DP	P	xxxx1xxx
X	X	xxx1xxxx
Y	Y	xx1xxxxx
SP!	!	x1xxxxxx
PC	\$	1xxxxxxx
All except PC	*	01111111

Different registers can be combined in the **postbyte**.

**Example:**     **PUL**     **!** , **CPX**     This instruction causes registers CCR, DP and X to be loaded with data from the system stack.



**An entry of...**     **is changed by the PROgramming SYSTEM to...**

**PUL**     **!** , **\***     **PSH**     **!** , **CABPXYU**

**PUL**     **U** , **\***     **PSH**     **U** , **CABPXY!**

**PUL**     **U** , **XBC**     **PSH**     **U** , **CBX**


The following data flow applies for each of the registers given:



Motorola	PSHA	Function														CPU type A / 6303										
B&R	ANS	A ⇒ (SP!); SP! - 1 ⇒ SP!																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
4/1						E	A	M	F	Z	#	P	C	I	Y	D	U <td>!</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	!	B	G	H	I	N	Z	V	C
36																										

The contents of accumulator A are saved in the memory position that the system stack pointer SP! points to.


The SP! is then reduced by a value of 1 so that the SP! will again point to the next free location.



Motorola	PSHA	Function	CPU type B / 6809																									
B&R	ANS	SP! - 1 ⇒ SP!; A ⇒ (SP!)																										
Short																												
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80						
																						<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR							
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C		
34 02																												


Since the system stack pointer SP! points to the last occupied memory position the SP! must first be decreased by the value 1.

The contents of accumulator A are saved to the position in memory that the system stack pointer points to.



Motorola	PULA	Function	CPU type A / 6303																							
B&R	AVS	SP! + 1 ⇨ SP!; (SP!) ⇨ A																								
Short																										
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
3/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
32																										


Since the system stack pointer points to the next free memory location in the stack the SP! must first be increased by a value of 1. Accumulator A is then loaded with the contents of the memory location pointed to by the SP!.



Motorola	PULA	Function	CPU type B / 6809																							
B&R	AVS	(SP!) ⇨ A; SP! + 1 ⇨ SP!																								
Short																										
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80																						
				<input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
35 02																										

Since the system stack pointer SP! points to the last occupied memory location accumulator A is loaded with the contents of the memory location pointed to by the SP!.


The SP! is then increased by a value of 1 so that the SP! will point again to the last occupied memory location of the stack.



Motorola		PSHB		Function										CPU type A / 6303												
B&R		BNS		B ⇒ (SP!); SP! - 1 ⇒ SP!																						
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
4/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
37																										

The contents of accumulator B will be saved to the location in memory which the system stack pointer SP! points to.


The SP! is then decreased by a value of 1 to enable the SP! to point again to the next free location in memory.



Motorola		PSHB	Function										CPU type B / 6809													
B&R		BNS	SP! - 1 ⇒ SP!; B ⇒ (SP!)																							
Short																										
Addressing mode / Opcode						Address preselection										<input type="radio"/>	CP 80									
																<input type="radio"/>	PC 80									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
34 04																										

Since the SP! points to the last occupied memory location in the stack the system stack pointer SP! must first be decreased by a value of 1.


The contents of accumulator B will then be saved to the position which the system stack pointer SP! points to.





Motorola	PULB	Function	CPU type A / 6303																							
B&R	BVS	SP! + 1 ⇨ SP!; (SP!) ⇨ B																								
Short																										
Addressing mode / Opcode						Address preselection						<input type="radio"/> PG1000														
												<input type="radio"/> PG-PC														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
3/1						E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
33																										


Since the system stack pointer points to the next free memory location in the stack the SP! must first be increased by a value of 1. Accumulator B is then loaded with the contents of the memory location pointed to by the SP!.



Motorola	PULB	Function	CPU type B / 6809																							
B&R	BVS	(SP!) ⇨ B; SP! + 1 ⇨ SP!																								
Short																										
Addressing mode / Opcode						Address preselection						<input type="radio"/>	CP 80													
												<input type="radio"/>	PC 80													
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
6/2						E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
35 04																										

Since the system stack pointer SP! points to the last occupied memory location accumulator B is loaded with the contents of the memory location pointed to by the SP!.

The SP! is then increased by a value of 1 so that the SP! will point again to the last occupied memory location of the stack.




Motorola	PSHX	Function	CPU type A / 6303																							
B&R	RNS	$X_L \Rightarrow (SP!); SP! - 1 \Rightarrow SP!$																								
Short		$X_H \Rightarrow (SP!); SP! - 1 \Rightarrow SP!$																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
5/1						E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
3C																										

The contents of index register X will be placed in the system stack. Since the system stack pointer always points to the next available memory location in the stack the contents of index register X will be saved as follows:

- 1)  $X_L \Rightarrow (SP!)$
- 2)  $SP! - 1 \Rightarrow SP!$
- 3)  $X_H \Rightarrow (SP!)$
- 4)  $SP! - 1 \Rightarrow SP!$

After the instruction is executed the system stack pointer SP! points again to the next available memory location in the stack.




Motorola	PSHX	Function	CPU type B / 6809																							
B&R	RNS	SP! - 1 ⇒ SP!; X <sub>L</sub> ⇒ (SP!)																								
Short		SP! - 1 ⇒ SP!; X <sub>H</sub> ⇒ (SP!)																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80																						
				<input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
7/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
34 10																										

The contents of index register X will be placed in the system stack. Since the system stack pointer SP! points to the last occupied memory location in the stack the contents of index register X are saved as follows:

- 1)  $SP! - 1 \Rightarrow SP!$
- 2)  $X_L \Rightarrow (SP!)$
- 3)  $SP! - 1 \Rightarrow SP!$
- 4)  $X_H \Rightarrow (SP!)$

After the instruction is executed the system stack pointer SP! points again to the last occupied memory location in the stack.




Motorola	PULX	Function	CPU type A / 6303																							
B&R	RVS	SP! + 1 ⇒ SP!; (SP!) ⇒ X <sub>H</sub> SP! + 1 ⇒ SP!; (SP!) ⇒ X <sub>L</sub>																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> PG1000	<input type="radio"/> PG-PC			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
4/1						E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
38																										

Index register X will be loaded with data from the SP! system stack.

Since the system stack pointer SP! always points to the next available location in the stack, X will be loaded from the stack as follows:

- 1)  $SP! + 1 \Rightarrow SP!$
- 2)  $(SP!) \Rightarrow X_H$
- 3)  $SP! + 1 \Rightarrow SP!$
- 4)  $(SP!) \Rightarrow X_L$

After the instruction is executed the system stack pointer SP! points again to the next available memory location in the stack.




Motorola	PULX	Function	CPU type B / 6809																							
B&R	RVS	(SP!) ⇒ X <sub>H</sub> ; SP! + 1 ⇒ SP!																								
Short		(SP!) ⇒ X <sub>L</sub> ; SP! + 1 ⇒ SP!																								
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80	<input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
7/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
35 10																										

Index register X will be loaded with data from the SP! system stack.

Since the system stack pointer always points to the last occupied location in the stack, X is loaded from the stack as follows:

- 1)  $(SP!) \Rightarrow X_H$
- 2)  $SP! + 1 \Rightarrow SP!$
- 3)  $(SP!) \Rightarrow X_L$
- 4)  $SP! + 1 \Rightarrow SP!$

After the instruction is executed the system stack pointer SP! points again to the last occupied memory location in the stack.





## 3.5. LOGICAL FUNCTIONS


This section describes all instructions which combines the contents of registers and/or memory locations with a logical operation and saves the result.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
ANDA	UND	○	○	○	○
ANDB	UB	○	○	○	○
AIM	AIM		○		
ORAA	OD	○	○	○	○
ORAB	OB	○	○	○	○
OIM	OIM		○		
EORA	EXO	○	○	○	○
EORB	EB	○	○	○	○
EIM	EIM		○		

Motorola	ANDA	Function														CPU type A / 6303										
B&R	UND	$A \wedge (M) \Rightarrow A$																								
Short	U																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	94	B4	84	A4		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	ANDA	Function														CPU type B / 6809											
B&R	UND	$A \wedge (M) \Rightarrow A$																									
Short	U																										
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
	94	B4	84	A4		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	


Accumulator A will be combined with the contents of memory location M through the use of an AND operation. The result will be stored in A.



Motorola	ANDB	Function	CPU type A / 6303																							
B&R	UB	$B \wedge (M) \Rightarrow B$																								
Short																										
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	D4	F4	C4	E4		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	ANDB	Function	CPU type B / 6809																							
B&R	UB	$B \wedge (M) \Rightarrow B$																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	D4	F4	C4	E4		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Accumulator B will be combined with the contents of memory location M through the use of an AND operation. The result will be stored in B.








Motorola	ORAA	Function	CPU type A / 6303																							
B&R	OD	A ∨ (M) ⇔ A																								
Short	O																									
Addressing mode / Opcode					Address preselection					<input type="radio"/> PG1000 <input type="radio"/> PG-PC																
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	9A	BA	8A	AA		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	ORAA	Function	CPU type B / 6809																							
B&R	OD	A ∨ (M) ⇒ A																								
Short	O																									
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	9A	BA	8A	AA		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>


Accumulator A will be combined in OR relation with the contents of memory location M. The result will be stored in A.



Motorola	ORAB	Function	CPU type A / 6303																							
B&R	OB	B ∨ (M) ⇔ B																								
Short																										
Addressing mode / Opcode		Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	DA	FA	CA	EA		⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	⊙	●	●	▼	⊙	

Motorola	ORAB	Function	CPU type B / 6809																							
B&R	OB	B ∨ (M) ⇔ B																								
Short																										
Addressing mode / Opcode						Address preselection										<input type="radio"/> CP 80										
																<input type="radio"/> PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	DA	FA	CA	EA																						

Accumulator B will be combined in OR relation with the contents of memory location M. The result will be stored in B.




Motorola	OIM	Function	CPU type A / 6303																							
B&R	OIM	(X + Offset) ∨ IMM ⇒ (X + Offset)																								
Short																										
Addressing mode / Opcode			PG1000																							
			<input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
				7/3		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
				62																						

Motorola		Function														CPU type B / 6809										
B&R																										
Short																										
Addressing mode / Opcode										Address preselection										CP 80						
																				PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C

An immediate value \$xx (constant) given in the instruction will be combined with the contents of memory location M in OR relation. The result will be stored in the same memory location. The address of M is attained from the sum of index register X and the offset \$yy which must be given with the instruction.

**Syntax:**      OIM      # \$xxyy      xx => 1 byte constant  
    yy => 1 byte offset


**Example:**      OIM      # \$34A9



Motorola	EORA	Function	CPU type A / 6303																							
B&R	EXO	$A \oplus (M) \Rightarrow A$																								
Short	E																									
Addressing mode / Opcode		Address preselection	<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	98	B8	88	A8		⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	⌋	●	▼	⌋	

Motorola	EORA	Function	CPU type B / 6809																							
B&R	EXO	$A \oplus (M) \Rightarrow A$																								
Short	E																									
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80 <input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	98	B8	88	A8		○	○	○	○	○	○	○	○	○	●	●	●	●	●	○	○	○	●	●	▼	○


Accumulator A will be combined in EXCLUSIVE-OR relation with the contents of memory location M. The result will be stored in A.



Motorola	EORB	Function	CPU type A / 6303																							
B&R	EB	$B \oplus (M) \Rightarrow B$																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D8	F8	C8	E8		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	EORB	Function	CPU type B / 6809																							
B&R	EB	$B \oplus (M) \Rightarrow B$																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D8	F8	C8	E8		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Accumulator B will be combined in EXCLUSIVE-OR relation with the contents of memory location M. The result will be stored in B.




Motorola	EIM	Function	CPU type A / 6303																								
B&R	EIM	(X + Offset) ⊕ IMM ⇒ (X + Offset)																									
Short																											
Addressing mode / Opcode			PG1000																								
			PG-PC																								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
				7/3		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
				65							○											○	○	●	●	▼	○

Motorola			Function										CPU type B / 6809													
B&R																										
Short																										
Addressing mode / Opcode						Address preselection										CP 80										
																PC 80										
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C

An immediate value \$xx (constant) given in the instruction will be combined with the contents of memory location M in EXCLUSIVE-OR relation. The result will be stored in the same memory location. The address of M is attained from the sum of index register X and the offset \$yy which must be given with the instruction.

**Syntax:**      **EIM**      # \$**xyy**      xx => 1 byte constant  
    yy => 1 byte offset

**Example:**      **EIM**      # \$10F0



## 3.6. ARITHMETIC INSTRUCTIONS


This section describes all instructions used to add, subtract or multiply two operands.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
ADDA	+	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ADCA	ADD	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ADDB	+B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ADCB	++B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ADDD	+D	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ABA	A+B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SUBA	-	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SBCA	SUB	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SUBB	-B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SBCB	--B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SUBD	-D	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SBA	A-B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
ABX	B+R	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
MUL	A*B	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola		ADDA		Function										CPU type A / 6303												
B&R		+		A + (M) ⇔ A																						
Short																										
Addressing mode / Opcode												Address preselection										<input type="radio"/> PG1000				
																						<input type="radio"/> PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9B	BB	8B	AB		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>

Motorola		ADDA		Function										CPU type B / 6809												
B&R		+		A + (M) ⇨ A																						
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80		<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9B	BB	8B	AB		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>

The contents of accumulator A and memory location M will be added. The result will be stored in accumulator A.






Motorola	ADCA	Function														CPU type A / 6303										
B&R	ADD	A + (M) + C ⇒ A																								
Short	A, ++																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	99	B9	89	A9		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	ADCA	Function	CPU type B / 6809																							
B&R	ADD	$A + (M) + C \Rightarrow A$																								
Short	A, ++																									
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80																							
			<input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	99	B9	89	A9		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


The contents of accumulator A, memory location M and the carry flag (possible from previous addition) will be added. The result will be stored in accumulator A.



Motorola	ADDB	Function	CPU type A / 6303																							
B&R	+B	B + (M) ⇔ B																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	DB	FB	CB	EB		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	ADDB	Function														CPU type B / 6809											
B&R	+B	B + (M) ⇔ B																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
	DB	FB	CB	EB		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	


The contents of accumulator B and memory location M will be added. The result will be stored in accumulator B.



Motorola	ADCB	Function	CPU type A / 6303																							
B&R	++B	B + (M) + C ⇒ B																								
Short																										
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D9	F9	C9	E9		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	ADCB	Function	CPU type B / 6809																							
B&R	++B	B + (M) + C ⇒ B																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D9	F9	C9	E9		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


The contents of accumulator B, memory location M and the carry flag (possible from previous addition) will be added. The result will be stored in accumulator B.



Motorola	ADDD	Function														CPU type A / 6303										
B&R	+D	D + (M:M+1) ⇨ D																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D3	F3	C3	E3																						

Motorola	ADDD	Function	CPU type B / 6809																							
B&R	+D	D + (M:M+1) ⇨ D																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/2	7/3	4/3	6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D3	F3	C3	E3																						


The contents of accumulator D, memory location M and M+1 will be added. The result will be stored in accumulator D.



Motorola	ABA	Function														CPU type A / 6303										
B&R	A+B	A + B ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1B																						•	•	•	•	•

Motorola	ABA	Function														CPU type B / 6809										
B&R	A+B	A + B ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		25/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		BD FF 90																				•	•	•	•	•

The contents of accumulators A and B will be added. The result will be stored in accumulator A.



Since this instruction is not available in the 6809 the utilization of a sub-program in the operating system is required. This sub-program which simulates this instruction consists of three instructions:


- PSH**     **!** , **B**     The contents of B are placed on the stack:  
                                  SP! - 1  $\Rightarrow$  SP!  
                                  B  $\Rightarrow$  (SP!)
- ADDA**     **!** , **+**     The contents of A and the memory location which the system stack pointer points to are added. SP! is the increased by 1. (Post increment):  
                                  A + (SP!)  $\Rightarrow$  A  
                                  SP! + 1  $\Rightarrow$  SP!
- RTS**                       Leaves the sub-program.



Motorola	SBCA	Function														CPU type A / 6303										
B&R	SUB	A - (M) - C ⇨ A																								
Short	--																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	92	B2	82	A2		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	SBCA	Function	CPU type B / 6809																							
B&R	SUB	A - (M) - C ⇨ A																								
Short	--																									
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80																							
			<input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	92	B2	82	A2		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>


The contents of memory location M and the carry flag will be subtracted from accumulator A. The result will be stored in accumulator A.



Motorola		SUBB		Function										CPU type A / 6303												
B&R		-B		B - (M) ⇨ B																						
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D0	F0	C0	E0		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Motorola	SUBB	Function	CPU type B / 6809																							
B&R	-B	B - (M) ⇨ B																								
Short																										
Addressing mode / Opcode						Address preselection												<input type="radio"/> CP 80	<input type="radio"/> PC 80							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D0	F0	C0	E0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	0	0	0	0

The contents of memory location M will be subtracted from accumulator B. The result will be stored in accumulator B.






Motorola	SBCB	Function	CPU type A / 6303																							
B&R	--B	B - (M) - C ⇨ B																								
Short																										
Addressing mode / Opcode		Address preselection	<div><div><input type="radio"/> PG1000</div><div><input type="radio"/> PG-PC</div></div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	D2	F2	C2	E2		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	SBCB	Function	CPU type B / 6809																							
B&R	--B	B - (M) - C ⇨ B																								
Short																										
Addressing mode / Opcode						Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	D2	F2	C2	E2		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>


The contents of memory location M and the carry flag will be subtracted from accumulator B. The result will be stored in accumulator B.



Motorola	SUBD	Function														CPU type A / 6303										
B&R	-D	D - (M:M+1) ⇒ D																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	93	B3	83	A3																						

Motorola	SUBD	Function	CPU type B / 6809																							
B&R	-D	D - (M:M+1) ⇨ D																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
	6/2	7/3	4/3	6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
	93	B3	83	A3																						


The contents of memory location M and M+1 will be subtracted from accumulator D. The result will be stored in accumulator D.



Motorola	SBA	Function	CPU type A / 6303																							
B&R	A-B	A - B ⇨ A																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
10																										

Motorola	SBA	Function														CPU type B / 6809											
B&R	A-B	A - B ⇨ A																									
Short																											
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
		25/3				E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
		BD FF 9A																				X	0	•	•	•	•

The contents of accumulator A will be subtracted from accumulator B. The result will be stored in accumulator A.




Since this instruction is not available in the 6809 the utilization of a sub-program in the operating system is required. This sub-program which simulates this instruction consists of three instructions:

- PSH**     **!** , B     The contents of B are placed on the stack:  
                               SP! - 1  $\Rightarrow$  SP!  
                               B  $\Rightarrow$  (SP!)
- SUBA**     **!** , +     The contents of the memory location which the system stack pointer points to are subtracted from accumulator A. SP! is then increased by 1 (Post increment):  
                               A - (SP!)  $\Rightarrow$  A  
                               SP! + 1  $\Rightarrow$  SP!
- RTS**                    Leaves the sub-program.

Motorola	ABX	Function	CPU type A / 6303																							
B&R	B+R	B + X ⇔ X																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000 <input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
3A																										

Motorola	ABX	Function	CPU type B / 6809																							
B&R	B+R	B + X ⇔ X																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80	<input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
3/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
3A																										


The contents of accumulator B and index register X will be added. The result will be stored in X.



Motorola	MUL	Function	CPU type A / 6303																							
B&R	A*B	A X B ⇒ D																								
Short																										
Addressing mode / Opcode		Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
7/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
3D																										

Motorola	MUL	Function	CPU type B / 6809																							
B&R	A*B	A X B ⇒ D																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
11/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
3D																										

The contents of accumulators A and B will be multiplied. The result will be stored in D.





## 3.7. TEST AND COMPARISON INSTRUCTIONS


This section describes the instructions which compare registers or memory locations with one another (subtraction) or which test a certain bit pattern (AND combination). Operations are completed without saving the result. The condition code register is changed according to the result of the operation. Depending on the change made to the condition code register (result) certain conditional branches can be made.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
CBA	AVB	○	○	○	○
CMPA	CMP	○	○	○	○
CMPB	VB	○	○	○	○
CPX	VR	○	○	○	○
CPX#	VRK	○	○	○	○
CPY	VY				○
CPY#	VYK				○
BITA	B	○	○	○	○
BITB	BB	○	○	○	○
TIM	TIM		○		

Motorola	CBA	Function														CPU type A / 6303										
B&R	AVB	A - B																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
11																										

Motorola	CBA	Function														CPU type B / 6809											
B&R	AVB	A - B																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
		25/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
		BD FF 95																				X	O				

The contents of accumulators A and B will be compared by subtracting one from the other (A - B). The result influences the condition code register but is not saved.



CCR 

H	I	N	Z	V	C		

 6303

CCR 

	X						
H	I	N	Z	V	C		

 6809

#### 6809:

Since this instruction is not available in the 6809 a sub-program jump in the operating system is utilized. This sub-program consists of three instructions:

**PSH**

	!
--	---

 , B    The contents of accumulator B are placed on the stack:  
 SP! - 1 ⇒ SP!  
 B ⇒ (SP!)

**CMP**

	!
--	---

 , +    The contents of A are compared with the contents of the memory location that the system stack pointer SP! points to. SP! is then increased by 1 (post increment):  
 A - (SP!)  
 SP! + 1 ⇒ SP!


**RTS**    Leaves the sub-program.



Motorola	CMPA	Function														CPU type A / 6303										
B&R	CMP	A - (M)																								
Short	V																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	91	B1	81	A1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	CMPA	Function														CPU type B / 6809											
B&R	CMP	A - (M)																									
Short	V																										
Addressing mode/ Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
	91	B1	81	A1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	0	0	0	0	


The contents of accumulator A will be compared with the contents of memory location M by subtracting one from the other ( $A - (M)$ ). The results influences the condition code register but is not saved.



Motorola	CMPB	Function	CPU type A / 6303																							
B&R	VB	B - (M)																								
Short																										
Addressing mode / Opcode			<div><div></div><div></div></div> <div>PG1000 PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D1	F1	C1	E1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	CMPB	Function														CPU type B / 6809											
B&R	VB	B - (M)																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
	4/2	5/3	2/2	4+2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
	D1	F1	C1	E1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	0	0	0	0	


The contents of accumulator B will be compared with the contents of memory location M by subtracting one from the other (B -(M)). The result influences the condition code register but is not saved.



Motorola	CPX	Function																CPU type A / 6303								
B&R	VR	X - (M:M+1)																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> PG1000 <input type="radio"/> PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	3/3	5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9C	BC	8C	AC																						

Motorola		CPX		Function										CPU type B / 6809													
B&R		VR		X - (M:M+1)																							
Short																											
Addressing mode/ Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
	6/2	7/3	4/3	6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
	9C	BC	8C	AC																							

The contents of index register X will be compared with the contents of memory locations M and M+1 by subtracting one from the other ( $X - (M:M+1)$ ). The result influences the condition code register but is not saved.




Motorola	CPX#	Function														CPU type A / 6303										
B&R	VRK	X - M																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			3/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			8C			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	CPX#	Function														CPU type B / 6809										
B&R	VRK	X - M																								
Short																										
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80		
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
			4/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
			8C			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The contents of index register X will be compared with the address entered for M by subtracting one from the other (X - M). The result influences the condition code register but is not saved.


This instruction corresponds to the CPX # xxxx instruction. The PROgramming SYStem replaces the address, which the user enters in the STL input line, with the effective address (hexadecimal value), which the B&R address (= address preselection + address position) holds in the PLC memory.



Motorola		Function										CPU type A / 6303									
B&R																					
Short																					
Addressing mode / Opcode						Address preselection						PG1000									
												PG-PC									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H
																					I
																					N
																					Z
																					V
																					C

Motorola		Function										CPU type B / 6809									
B&R		CPY																			
Short		VY										Y - (M:M+1)									
Addressing mode / Opcode						Address preselection						CP 80									
												PC 80									
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H
																					I
																					N
																					Z
																					V
																					C

The contents of index register Y will be compared with the contents of memory locations M and M+1 by subtracting one from the other ( $Y - (M:M+1)$ ). The result influences the condition code register but is not saved.






Motorola	BITA	Function																CPU type A / 6303								
B&R	B	A ^ (M)																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	95	B5	85	A5		<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Motorola		BITA		Function										CPU type B / 6809															
B&R		B		A $\wedge$ (M)																									
Short																													
Addressing mode/ Opcode														Address preselection										<input type="radio"/> CP 80					
																								<input type="radio"/> PC 80					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR								
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C			
	95	B5	85	A5		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			


The contents of accumulator A will be combined in AND relation with the contents of memory location M. The result influences the condition code register but is not saved.



Motorola	BITB	Function																CPU type A / 6303								
B&R	BB	B ∧ (M)																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3	2/2	4/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D5	F5	C5	E5		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Motorola	BITB	Function														CPU type B / 6809										
B&R	BB	B ^ (M)																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	4/2	5/3	2/2	4+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	D5	F5	C5	E5		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The contents of accumulator B will be combined in AND relation with the contents of memory location M. The result influences the condition code register but is not saved.






Motorola	TIM	Function	CPU type A / 6303																								
B&R	TIM	(X + Offset) ^ IMM																									
Short																											
Addressing mode / Opcode			PG1000 <input type="radio"/> PG-PC																								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
			5/3			E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
			6B								○											○	○	●	●	▼	○

Motorola		Function														CPU type B / 6809											
B&R																											
Short																											
Addressing mode/ Opcode												Address preselection												CP 80			
																								PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	

An immediate value \$xx (constant) given in the instruction will be combined in AND relation with the contents of memory location M. The result influences the condition code register but is not saved. Address M is attained from the sum of index register X and the offset \$yy which must be given in the instruction.

**Syntax:** TIM # \$xxyy                      xx => 1 byte constant  
    yy => 1 byte offset for index register X

**Example:** TIM # \$AB00





## 3.8. INCREMENT AND DECREMENT INSTRUCTIONS

This section describes instructions which increment or decrement the contents of a register or memory location by a value of 1.


Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
INC	INC	○	○	○	○
INCA	IA	○	○	○	○
INCB	IB	○	○	○	○
INX	IR	○	○	○	○
INS	IS	○	○	○	○
DEC	DEC	○	○	○	○
DECA	DA	○	○	○	○
DECB	DB	○	○	○	○
DEX	DR	○	○	○	○
DES	DS	○	○	○	○

Motorola	INC	Function	CPU type A / 6303																							
B&R	INC	(M) + 1 $\Rightarrow$ (M)																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000 <input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		7C		6C		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>			<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>						<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	INC	Function	CPU type B / 6809																							
B&R	INC	(M) + 1 ⇨ (M)																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/2	7/3		6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	0C	7C		6C		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>			<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>

The contents of the entered memory location will be incremented by a value of 1.

The V flag is set to logic 1 if the contents of the memory location are increased from \$7F to \$80, otherwise V is always set to 0.




Motorola	INCA	Function																CPU type A / 6303								
B&R	IA	A + 1 ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> PG1000 <input type="radio"/> PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4C																										

Motorola	INCA	Function																CPU type B / 6809								
B&R	IA	A + 1 ⇨ A																								
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4C																										

The contents of accumulator A will be incremented by a value of 1.

The V flag is set to logic 1 if accumulator A is increased from \$7F to \$80, otherwise V is always set to 0.




Motorola	INCB	Function																CPU type A / 6303								
B&R	IB	B + 1 ⇒ B																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/>	PG1000			
																						<input type="radio"/>	PG-PC			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
5C																										

Motorola	INCB	Function														CPU type B / 6809											
B&R	IB	B + 1 ⇔ B																									
Short																											
Addressing mode / Opcode												Address preselection														<input type="radio"/> CP 80	
																										<input type="radio"/> PC 80	
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
5C																											

The contents of accumulator B will be incremented by a value of 1.


The V flag is set to logic 1 if accumulator B is increased from \$7F to \$80, otherwise V is always set to 0.



Motorola	INX	Function	CPU type A / 6303																							
B&R	IR	X + 1 ⇨ X																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000 <input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
08																										

Motorola	INX	Function	CPU type B / 6809																							
B&R	IR	X + 1 ⇔ X																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
				5/3		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
				30 88 01																						

The contents of index register X will be increased by a value of 1.




#### **6809:**

The "INX" instruction does not exist with the 6809. It is simulated with the "LEAX X, 001" instruction.

Motorola	INS	Function	CPU type A / 6303																							
B&R	IS	S + 1 ⇒ S																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
31																										

Motorola	INS	Function														CPU type B / 6809										
B&R	IS	S + 1 ⇔ S																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
				5/3		E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
				32 E8 01																						

The contents of the system stack pointer will be increased by a value of 1.



#### 6809:

The instruction "INS" does not exist for the 6809. It is simulated by the "LEA ! 001" command.




Motorola	DEC	Function	CPU type A / 6303																							
B&R	DEC	(M) - 1 ⇨ (M)																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> PG1000 <input type="radio"/> PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		7A		6A		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	DEC	Function	CPU type B / 6809																							
B&R	DEC	(M) - 1 ⇨ (M)																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/2	7/3		6+/2+	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		0A	7A		6A	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of the entered memory location M will be decremented by a value of 1.

The V flag is set to logic 1 if accumulator A is decreased from \$80 to \$7F, otherwise V is always set to 0.




Motorola	DECA	Function	CPU type A / 6303																							
B&R	DA	A - 1 → A																								
Short																										
Addressing mode / Opcode		Address preselection	<div><div></div>PG1000</div> <div><div></div>PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4A																										

Motorola	DECA	Function	CPU type B / 6809																							
B&R	DA	A - 1 ⇨ A																								
Short																										
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80																						
				<input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4A																						<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input type="radio"/>

The contents of accumulator A will be decremented by a value of 1.

The V flag is set to logic 1 if accumulator A is decreased from \$80 to \$7F, otherwise V is always set to 0.




Motorola	DECB	Function	CPU type A / 6303																							
B&R	DB	B - 1 ➡ B																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
5A																					<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input checked="" type="radio"/></div>	<div><input checked="" type="radio"/></div>	<div><input checked="" type="radio"/></div>	<div><input type="radio"/></div>

Motorola	DECB	Function	CPU type B / 6809																							
B&R	DB	B - 1 ⇨ B																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
5A																						<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of accumulator B will be decremented by a value of 1.


The V flag is set to logic 1 if accumulator B is decreased from \$80 to \$7F, otherwise V is always set to 0.



Motorola	DEX	Function	CPU type A / 6303																							
B&R	DR	X - 1 ⇨ X																								
Short																										
Addressing mode / Opcode						Address preselection												<input type="radio"/> PG1000	<input type="radio"/> PG-PC							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
09																										

Motorola	DEX	Function	CPU type B / 6809																							
B&R	DR	X - 1 ⇨ X																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80	<input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
				5/3		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
				30 88 FF																						

The contents of index register X will be decreased by a value of 1.




#### 6809:

The "DEX" instruction does not exist for the 6809. It is simulated by the "LEAX X-001" instruction.

Motorola		DES		Function																CPU type A / 6303						
B&R		DS		S - 1 ⇒ S																						
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/>	PG1000					
																				<input type="radio"/>	PG-PC					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	! <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	B	G	H	I	N	Z	V	C
34																										

Motorola		DES		Function																CPU type B / 6809					
B&R		DS		S - 1 ⇨ S																					
Short																									
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80		<input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR				

The contents of the system stack pointer will be decreased by a value of 1.



#### 6809:


The "DES" instruction does not exist for the 6809. It is simulated by the "LEA! ! -001" instruction.


























## 3.9. SHIFT AND ROTATE INSTRUCTIONS

This section describes instructions which are used to shift or rotate the contents of a register or memory location 1 bit to the left or right.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
ASL	SL	○	○	○	○
ASLA	SLA	○	○	○	○
ASLB	SLB	○	○	○	○
ASLD	SLD	○	○	○	○
LSR	SR	○	○	○	○
LSRA	SRA	○	○	○	○
LSRB	SRB	○	○	○	○
LSRD	SRD	○	○	○	○
ROL	SLI	○	○	○	○
ROLA	RLA	○	○	○	○
ROLB	RLB	○	○	○	○
ROR	SRE	○	○	○	○
RORA	RRA	○	○	○	○
RORB	RRB	○	○	○	○


Motorola	ASL	Function	CPU type A / 6303
B&R	SL	Shift contents of M	
Short		1 bit to the left	

Addressing mode / Opcode						Address preselection								<input type="radio"/> PG1000	<input type="radio"/> PG-PC											
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U <td>I</td> <td>B</td> <td>G</td> <td>H</td> <td>I</td> <td>N</td> <td>Z</td> <td>V</td> <td>C</td>	I	B	G	H	I	N	Z	V	C
		78		68																						


Motorola	ASL	Function	CPU type B / 6809																							
B&R	SL	Shift contents of M																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80 <input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/2	7/3		6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	08	78		68																						


The contents of memory location M will be moved 1 bit to the left. Bit 0 is replaced by logic 0 and bit 7 is moved to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).







Motorola	ASLA	Function	CPU type A / 6303																							
B&R	SLA	Shift contents of A																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
48																										


Motorola	ASLA	Function	CPU type B / 6809																							
B&R	SLA	Shift contents of A																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
48																										

The contents of accumulator A will be moved 1 bit to the left. Bit 0 is replaced by logic 0 and bit 7 is moved to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).





Motorola	ASLB	Function	CPU type A / 6303																							
B&R	SLB	Shift contents of B																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
58																										


Motorola	ASLB	Function	CPU type B / 6809																								
B&R	SLB	Shift contents of B																									
Short		1 bit to the left																									
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
58																						X	O				

The contents of accumulator B will be moved 1 bit to the left. Bit 0 is replaced by logic 0 and bit 7 is moved to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).




Motorola	ASLD	Function	CPU type A / 6303																							
B&R	SLD	Shift contents of D 1 bit to the left																								
Short																										
Addressing mode / Opcode						Address preselection						<input type="radio"/> PG1000 <input type="radio"/> PG-PC														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
05																										

Motorola	ASLD	Function	CPU type B / 6809																							
B&R	SLD	Shift contents of D																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
4/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
58 49																										

The contents of accumulator D will be moved 1 bit to the left. Bit 0 is replaced by logic 0 and bit 15 is moved to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 15 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 15 was changed;  $V = 0 \Rightarrow$  bit 15 was not changed).




### 6809:


Since this instruction is not available in the 6809 it is simulated by the use of two other instructions.

**ASLB** The contents of B are moved 1 bit to the left. Bit 0 is set to logic 0 and bit 7 is moved to the carry flag.


**ROLA** The contents of A are moved 1 bit to the left. The carry flag ( $\Rightarrow$  bit 7 from B) is moved to bit 0. Bit 7 is moved to the carry flag.

Since the ASLD instruction is made up of two different instructions the state of the zero flag is undefined.

Motorola	LSR	Function	CPU type A / 6303																							
B&R	SR	Shift contents of M																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		74		64		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>


Motorola	LSR	Function	CPU type B / 6809																							
B&R	SR	Shift contents of M																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/2	7/3		6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	04	74		64								0	0	0							0	0	▼	●	●	


The contents of memory location M will be moved 1 bit to the right. Bit 0 is moved to the carry flag and bit 7 is replaced by logic 0.




### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).

Motorola	LSRA	Function	CPU type A / 6303																							
B&R	SRA	Shift contents of A																								
Short		1 bit to the right																								
Addressing mode / Opcode						Address preselection						<input type="radio"/> PG1000 <input type="radio"/> PG-PC														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
44																										


Motorola	LSRA	Function	CPU type B / 6809																							
B&R	SRA	Shift contents of A																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
44																										


The contents of accumulator A will be moved 1 bit to the right. Bit 0 is moved to the carry flag and bit 7 is replaced by logic 0.




### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).

Motorola	LSRB	Function	CPU type A / 6303																							
B&R	SRB	Shift contents of B																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
54																										


Motorola	LSRB	Function	CPU type B / 6809																							
B&R	SRB	Shift contents of B																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
54																										


The contents of accumulator B will be moved 1 bit to the right. Bit 0 is moved to the carry flag and bit 7 is replaced by logic 0.




### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).

Motorola	LSRD	Function	CPU type A / 6303																							
B&R	SRD	Shift contents of D																								
Short		1 bit to the right																								
Addressing mode / Opcode						Address preselection						<input type="radio"/> PG1000 <input type="radio"/> PG-PC														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
04																										

Motorola	LSRD	Function	CPU type B / 6809																							
B&R	SRD	<div>Shift contents of D</div> <div></div>																								
Short	1 bit to the right																									
Addressing mode / Opcode						Address preselection						<input type="radio"/> CP 80 <input type="radio"/> PC 80														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
4/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
44 56																										

The contents of accumulator D will be moved 1 bit to the right. Bit 0 is moved to the carry flag and bit 15 is replaced by logic 0.



### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 15 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 15 was changed;  $V = 0 \Rightarrow$  bit 15 was not changed).


### 6809:


Since this instruction is not available in the 6809 it is simulated by the use of two other instructions.

**LSRA** The contents of A are moved 1 bit to the right. Bit 0 is moved to the carry flag and bit 7 is set to logic 0.

**RORB** The contents of B are moved 1 bit to the right. The carry flag ( $\Rightarrow$  bit 0 from A) is moved to bit 7. Bit 0 is moved to the carry flag.


Since the LSRD instruction is made up of two different instructions the states of the zero and negative flags are undefined.

Motorola	ROL	Function	CPU type A / 6303																							
B&R	SLI	Rotate contents of M																								
Short	RL	1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		79		69		0	0	0				0	0	0							0	0	•	•	•	•


Motorola	ROL	Function	CPU type B / 6809																							
B&R	SLI	Rotate contents of M 1 bit to the left																								
Short	RL																									
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80 <input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/2	7/3		6+/2+	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		09	79		69	0	0	0				0	0	0	•	•	•	•			•	0	•	•	•	•


The contents of memory location M will be moved 1 bit to the left. The carry flag is moved to bit 0 and bit 7 to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).







Motorola	ROLA	Function	CPU type A / 6303																							
B&R	RLA	Rotate contents of A																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
49																										


Motorola	ROLA	Function	CPU type B / 6809																							
B&R	RLA	Rotate contents of A																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
49																										

The contents of accumulator A will be moved 1 bit to the left. The carry flag is moved to bit 0 and bit 7 to the carry flag.

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).





Motorola	ROLB	Function	CPU type A / 6303																							
B&R	RLB	Rotate contents of B																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
59																										


Motorola	ROLB	Function	CPU type B / 6809																							
B&R	RLB	Rotate contents of B																								
Short		1 bit to the left																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
59																						<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of accumulator B will be moved 1 bit to the left. The carry flag is moved to bit 0 and bit 7 to the carry flag.


When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).



Motorola	ROR	Function	CPU type A / 6303																							
B&R	SRE	Rotate contents of M 1 bit to the right																								
Short	RR																									
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/3		6/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		76		66		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	0	0


Motorola	ROR	Function	CPU type B / 6809																							
B&R	SRE	Rotate contents of M 1 bit to the right																								
Short	RR																									
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80 <input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		6/2	7/3		6+/2+	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		06	76		66	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	0	


The contents of memory location M will be moved 1 bit to the right. The carry flag is moved to bit 7 and bit 0 to the carry flag.




### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).

Motorola	RORA	Function	CPU type A / 6303																							
B&R	RRA	Rotate contents of A																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> PG1000 <input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
46																										


Motorola	RORA	Function	CPU type B / 6809																							
B&R	RRA	Rotate contents of A																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
46																										


The contents of accumulator A will be moved 1 bit to the right. The carry flag is moved to bit 7 and bit 0 to the carry flag.




### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).

Motorola	RORB	Function	CPU type A / 6303																							
B&R	RRB	Rotate contents of B																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000 <input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
56																										

Motorola	RORB	Function	CPU type B / 6809																							
B&R	RRB	Rotate contents of B																								
Short		1 bit to the right																								
Addressing mode / Opcode			Address preselection	<input type="radio"/> CP 80 <input type="radio"/> PC 80																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
56																										

The contents of accumulator B will be moved 1 bit to the right. The carry flag is moved to bit 7 and bit 0 to the carry flag.



### 6303:

When the instruction is executed the V flag is assigned with the result of  $N \oplus C$  ( $V = N \oplus C$ ). The V flag shows whether bit 7 has been changed by the operation or not ( $V = 1 \Rightarrow$  bit 7 was changed;  $V = 0 \Rightarrow$  bit 7 was not changed).



## 3.10. BRANCH INSTRUCTIONS

Branch instructions are commands which change the program counter.

There are two types of branch instructions:

- unconditional branch instructions
- conditional branch instructions

**Unconditional** branch instructions are always executed.

**Conditional** branch instructions are only executed if certain conditions are true.

Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
BCC <sup>1)</sup>	JC0 <sup>1)</sup>	○	○	○	○
BCS <sup>1)</sup>	SP< <sup>1)</sup>	○	○	○	○
BPL <sup>1)</sup>	J+ <sup>1)</sup>	○	○	○	○
BMI <sup>1)</sup>	J- <sup>1)</sup>	○	○	○	○
BNE <sup>1)</sup>	SN0 <sup>1)</sup>	○	○	○	○
BEQ <sup>1)</sup>	SP0 <sup>1)</sup>	○	○	○	○
BHI <sup>1)</sup>	SP> <sup>1)</sup>	○	○	○	○
BLS <sup>1)</sup>	J<= <sup>1)</sup>	○	○	○	○
SK0	SK0		○		○
SK1	SK1		○		○
JSR	SPU	○	○	○	○
RTS	RET	○	○	○	○
JMP	SPI	○	○	○	○
NOP	NOP	○	○	○	○
END	END	○	○	○	○

<sup>1)</sup> **Short** relative branches (branch width: -128 to +127). By adding an "L" the short can be changed to a **long** branch instruction (branch width: -32768 to +32767). Only possible in PC 80 mode!

**Example:** BCCL or JC0L

Motorola	xxx	Function														CPU type A / 6303										
B&R	xxx	Branch, if condition xxx is true																								
Short	xxx																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					xxx																					

"xxx" in the table above stands for conditions which are defined below:

Mnemonics			Condition	Opcode
Motorola	B&R	Short		
BCC	JC0		C = 0	24
BCS	SP<	J<	C = 1	25
BEQ	SP0	J0	Z = 1	27
BHI	SP>	J>	C ∨ Z = 0	22
BLS	J<=		C ∨ Z = 1	23
BMI	J-		N = 1	2B
BNE	SN0	J1	Z = 0	26
BPL	J+		N = 0	2A

Motorola	xxx	Function	CPU type B / 6809																							
B&R	xxx	Branch, if condition xxx is true																								
Short	xxx																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					xxx																					


**Short** relative branches are made up of two bytes:

- 1) The first byte is the instruction opcode.
- 2) The second byte is the offset which defines where the program should be re-routed when the condition is true. This offset is a two's complement number and can accept values from -128 to +127. The offset always refers back to the address of the next instruction after the conditional branch.  
A label is entered in the STL input line as the branch destination. The B&R PROGRAMMING SYStem calculates the offset on its own. If a branch is impossible because of being outside of the range (-128 to +127) it is shown in the input line with a "+" before the label. In this case the program cannot be transferred to the PLC and the following error message is displayed:


**E051 Invalid Branch**



Condition is true:



Condition is false:



Motorola		Function	CPU type A / 6303
B&R			
Short			
Addressing mode / Opcode			PG1000
Address preselection			PG-PC
IMPL.	DIR.	EXT.	IMMED.
IND.	REL.		
I	O	F	S
T	#	P	R
X	Y	D	U
I	B	G	
CCR			
E	A	M	F
Z	#	P	C
I	Y	D	U
I	B	G	H
I	N	Z	V
C			

"xxx" in the table above stands for the conditions defined below:

Mnemonics			Condition	Opcode
Motorola	B&R	Short		
BCCL	JC0L		C = 0	10 24
BCSL	SP<L		C = 1	10 25
BEQL	SP0L		Z = 1	10 27
BHIL	SP>L		C ∨ Z = 0	10 22
BLSL	J<=L		C ∨ Z = 1	10 23
BMIL	J-L		N = 1	10 2B
BNEL	SN0L		Z = 0	10 26
BPLL	J+L		N = 0	10 2A

Motorola	xxx	Function	CPU type B / 6809
B&R	xxx	Branch, if condition xxx is true	
Short			
Addressing mode / Opcode			CP 80
Address preselection			PC 80
IMPL.	DIR.	EXT.	IMMED.
IND.	REL.		
I	O	F	S
T	#	P	R
X	Y	D	U
I	B	G	
CCR			
E	A	M	F
Z	#	P	C
I	Y	D	U
I	B	G	H
I	N	Z	V
C			


**Long** relative branch consists of four bytes:

- Bytes 1 and 2 are the opcode of the instruction.
- Bytes 3 and 4 are the offset which define where the program should be re-routed when the condition is true. This offset is a two's complement number and can accept values between -32768 and +32767. The offset always refers back to the address of the next instruction after the conditional branch. The entire memory range of a PLC can be covered with the two byte offset which means there is no limitation as with short relative branch instructions. A label is entered in the STL input line as the branch destination. The B&R PROGRAMMING SYSTEM calculates the offset on its own.


**Execution time:** 5(6) Clock cycles

- └ Condition true, branch executed.
- └ Condition false, branch not executed.

Condition is true:



Condition is false:




Motorola	SK0	Function	CPU type A / 6303																							
B&R	SK0	Skip next instruction, if Z = 1																								
Short																										
Addressing mode / Opcode			Address preselection		PG1000																					
				<input type="radio"/>	PG-PC																					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					27																	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	

Motorola	SK0	Function	CPU type B / 6809																							
B&R	SK0	Skip next instruction, if Z = 1																								
Short																										
Addressing mode / Opcode			Address preselection	<div>CP 80</div> <div>PC 80</div>																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					27																					


The following instruction is skipped if the zero flag is set to logic 1 (previous operation resulted in 0).

This instruction corresponds with the BEQ instruction. The offset for the branch instruction corresponds with the opcode length of the following instruction. The PROgramming SYStem sets this value automatically.

Condition is true:



Condition is false:




Motorola	SK1	Function	CPU type A / 6303																							
B&R	SK1	Skip next instruction, if Z = 0																								
Short																										
Addressing mode / Opcode						Address preselection																PG1000 PG-PC				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					26																					

Motorola	SK1	Function	CPU type B / 6809																							
B&R	SK1	Skip next instruction, if Z = 0																								
Short																										
Addressing mode / Opcode			Address preselection	<div>CP 80</div> <div>PC 80</div>																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
					3/2	E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
					26																					


The following instruction is skipped if the zero flag is set to logic 0 (previous result of operation is not zero).

This instruction corresponds with the BNE instruction. The offset for the branch instruction corresponds with the opcode length of the following instruction. The PROgramming SYStem sets this value automatically.

Condition is true:



Condition is false:



Motorola	JSR	Function														CPU type A / 6303										
B&R	SPU	Unconditional branch in a sub-program																								
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	5/2	6/3		5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9D	BD		AD																						

Motorola	JSR	Function	CPU type B / 6809																							
B&R	SPU	Unconditional branch in a sub-program																								
Short																										
Addressing mode / Opcode						Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80								
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	7/2	8/3		7+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	9D	BD		AD																						

This instruction causes a jump to the desired location in the program. Before the jump the instruction address ( $\Rightarrow$  return address) which is held behind the branch instruction is placed on the system stack.


If a label is given in the STL input line to which the program should jump to the PROgramming SYStem replaces it with the hexadecimal address of the label in the PLC memory.

Stack processing varies between the two types of processors:

**Example:** JSR UP1


:

**6303:**





**6809:**




Motorola	RTS	Function										CPU type A / 6303														
B&R	RET	Return jump from sub-program																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000						
																				<input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
5/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
39																										

Motorola	RTS	Function														CPU type B / 6809										
B&R	RET	Return jump from sub-program																								
Short																										
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
5/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
39																										


This instruction causes a return jump to the address located on the system stack. If a so called sub-program is called with the JSR instruction it must be quit with RTS, otherwise a "STACK FAILURE" can occur.

Stack processing varies between the two types of processors:

### 6303:



**6809:**




Motorola	JMP	Function														CPU type A / 6303										
B&R	SPI	Unconditional jump																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> PG1000 <input type="radio"/> PG-PC						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		3/3		3/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		7E		6E																						

Motorola	JMP	Function														CPU type B / 6809										
B&R	SPI	Unconditional jump																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	3/2	4/3		3+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	0E	7E		6E																						

This instruction causes a jump to the desired location in the program.

If a label is given in the STL input line to which the program should jump to the PROgramming SYStem replaces it with the hexadecimal address of the label in the PLC memory.

**Example:**      JMP      PRG1



Motorola	NOP	Function																CPU type A / 6303								
B&R	NOP	No operation																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/>	PG1000			
																						<input type="radio"/>	PG-PC			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
01																						<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

This instruction has **no** function. Its sole purpose is to cause a break where for a certain period of time ( $\Rightarrow$  1 processor cycle) nothing is done.

[illegible]

This instruction has **no** function. Its sole purpose is to cause a break where for a certain period of time ( $\Rightarrow$  2 processor cycle) nothing is done.

Motorola	END	Function	CPU type A / 6303																							
B&R	END	Program end!																								
Short		Start in program line 0																								
Addressing mode / Opcode		Address preselection	<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		7E C0 00																								
																							</			

Motorola	END	Function	CPU type B / 6809																							
B&R	END	Program end!																								
Short		Start in program line 0																								
Addressing mode / Opcode						Address preselection						<input type="radio"/> CP 80 <input type="radio"/> PC 80														
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
11 3F																										

This instruction causes a jump to the PLC operating system. This jump is done differently for each of the two CPU types:

**6303:** With an unconditional jump "JMP" to address \$C000 a jump is performed directly to the operating system.

**6809:** The operating system is called by a software interrupt.

After several tests (e.g. test for stack failure) are run from the operating system a jump to line 0 of the user program is made.

## 3.11. MISCELLANEOUS INSTRUCTIONS


Motorola	B&R	Operating mode			
		PG1000	PG-PC	CP 80	PC 80
PRS	PRS	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
RST	RST	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
CLR	CLR	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
CLRA	CLA		<input type="radio"/>		<input type="radio"/>
CLRB	CLB		<input type="radio"/>		<input type="radio"/>
SET	SET	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
CLC	CLC	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SEC	SEC	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
CLI	CLI	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
SEI	SEI	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
COM	K	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
COMA	COA		<input type="radio"/>		<input type="radio"/>
COMB	COB		<input type="radio"/>		<input type="radio"/>
DAA	DK	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	PRS	Function	CPU type A / 6303																							
B&R	PRS	If d0 from A = 1: 1 ⇨ (M)																								
Short	P	If d0 from A = 0: (M) remains unchanged																								
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		4/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		B7				<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>													<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>

Motorola	PRS	Function	CPU type B / 6809																							
B&R	PRS	If d0 from A = 1: 1 ⇨ (M)																								
Short	P	If d0 from A = 0: (M) remains unchanged																								
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80																							
			<input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		5/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		B7				<input type="radio"/>	<input type="radio"/>	<input type="radio"/>													<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The 1 bit memory location M will be loaded with logic 1 if data bit 0 from accumulator A is logic 1, otherwise the contents of M remain unchanged.

The 6303 and 6809 do not hold the PRS instruction. PRS is actually a store instruction (STAA). This preset function is done through the hardware. For this purpose 1 bit memory locations (preset addresses) with address preselections O, F and S are available. The PROgramming SYStem replaces the entered M address with the corresponding preset address by transferring it in the PLC.



**PRESETs for outputs G to N are impossible for memory reasons!**




Motorola	RST	Function	CPU type A / 6303																							
B&R	RST	If d0 from A = 1: 0 ⇒ (M)																								
Short	R	If d0 from A = 0: (M) remains unchanged																								
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> PG1000																							
			<input type="radio"/> PG-PC																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		4/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		B7				0	0	0													0	0	●	●	▼	0

Motorola	RST	Function	CPU type B / 6809																							
B&R	RST	If d0 from A = 1: 0 ⇒ (M)																								
Short	R	If d0 from A = 0: (M) remains unchanged																								
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80																							
			<input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		5/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		B7																								

The 1 bit memory location M will be loaded with logic 0 if data bit 0 from accumulator A is logic 1, otherwise the contents of M remain unchanged.

The 6303 and 6809 do not hold the RST instruction. RST is actually a store instruction (STAA) to a so called reset address. This reset function is done through the hardware. All 1 bit memory locations with address preselections O, F and S are assigned with reset addresses. The PROgramming SYStem replaces the entered M address with the corresponding reset address by transferring it in the PLC.




**RESETs for outputs G to N are impossible for memory reasons!**

Motorola	CLR	Function														CPU type A / 6303										
B&R	CLR	0 ⇒ (M)																								
Short	C																									
Addressing mode / Opcode						Address preselection														<input type="radio"/>	PG1000					
																				<input type="radio"/>	PG-PC					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
		5/3		5/2		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
		7F		6F																						

Motorola	CLR	Function														CPU type B / 6809										
B&R	CLR	0 ⇨ (M)																								
Short	C																									
Addressing mode / Opcode										Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
	6/2	7/3		6+/2+		E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
	0F	7F		6F		⊙	⊙	⊙				⊙	⊙	⊙	●	●	●	●	●	●	⊙	⊙	⬆	⬆	⬆	⬆


Memory location M will be cleared (its contents are set to logic 0).



Motorola	CLRA	Function																CPU type A / 6303								
B&R	CLA	0 ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/>	PG1000			
																						<input type="radio"/>	PG-PC			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4F																					<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	CLRA	Function	CPU type B / 6809																							
B&R	CLA	0 ⇒ A																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80				
																						<input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
4F																										


Accumulator A will be cleared (its contents are set to logic 0).



Motorola	CLRB	Function	CPU type A / 6303																							
B&R	CLB	0 ⇒ B																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000</div> <div><input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
5F																					○	▷	▽	▲	▼	▼

Motorola	CLRB	Function	CPU type B / 6809																							
B&R	CLB	0 ⇨ B																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80						
																				<input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
5F																										

Accumulator B will be cleared (its contents are set to logic 0).




Motorola	SET	Function																CPU type A / 6303										
B&R	SET	1 ⇨ (M)																										
Short																												
Addressing mode / Opcode						Address preselection																<input type="radio"/>	PG1000					
																						<input type="radio"/>	PG-PC					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR							
		5/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C		
		7F				<input type="radio"/>	<input type="radio"/>	<input type="radio"/>													<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>		

Motorola	SET	Function																CPU type B / 6809										
B&R	SET	1 ⇨ (M)																										
Short																												
Addressing mode / Opcode						Address preselection																<input type="radio"/>	CP 80					
																						<input type="radio"/>	PC 80					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR							
		7/3				E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C		
		7F				<input type="radio"/>	<input type="radio"/>	<input type="radio"/>													<input type="radio"/>	<input type="radio"/>	▲	▼	▼	▼		

1 bit memory location M will be loaded with logic 1.

The 6303 and 6809 processors do not contain the SET instruction in their basic command set. The SET function is performed through hardware. SET is actually a CLR instruction which corresponds with an N address (negation). All 1 bit memory locations with address preselections O, F and S are assigned with an N address. The PROgramming SYStem replaces the entered address M with the corresponding N address by transferring it in the PLC.




**SET for outputs G to N is impossible for memory reasons!**



Motorola	SEC	Function																CPU type A / 6303								
B&R	SEC	1 ⇨ C																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/>	PG1000			
																						<input type="radio"/>	PG-PC			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
0D																										

Motorola	SEC	Function														CPU type B / 6809										
B&R	SEC	1 ⇨ C																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/>	CP 80					
																				<input type="radio"/>	PC 80					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
3/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1A 01																										


The carry flag will be set (contents set to logic 1).



Motorola	CLI	Function														CPU type A / 6303										
B&R	CLI	0 ⇨ I																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/>	PG1000					
																				<input type="radio"/>	PG-PC					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
0E																						▼	◀	◀	◀	◀

Motorola	CLI	Function	CPU type B / 6809																							
B&R	CLI	0 ⇨ I																								
Short																										
Addressing mode / Opcode						Address preselection																<input type="radio"/> CP 80 <input type="radio"/> PC 80				
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
3/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
1C EF																										

The IRQ mask bit will be cleared (contents set to logic 0). This instruction clears the SEI instruction. Interrupts which are already in process are not hindered.






Motorola	SEI	Function														CPU type A / 6303										
B&R	SEI	1 ⇨ I																								
Short																										
Addressing mode / Opcode						Address preselection														<input type="radio"/>	PG1000					
																				<input type="radio"/>	PG-PC					
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
0F																						<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

Motorola	SEI	Function														CPU type B / 6809											
B&R	SEI	1 ⇄ I																									
Short																											
Addressing mode / Opcode												Address preselection												<input type="radio"/> CP 80 <input type="radio"/> PC 80			
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
3/2						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
1A 10																											

The IRQ mask bit will be set (contents set to logic 1). If an interrupt is started it is blocked and the interrupt program is not entered.



#### Note:


If the IRQ mask bit I (bit 4 of the condition code register) is set to logic 1 by the user all interrupts are blocked. This technique is used if parts of a program must not be interrupted in any case.

**Before the END instruction is processed bit I must again be set to 0 using the CLI instruction!**

Motorola	COM	Function	CPU type A / 6303																							
B&R	K	(M) ⊕ #\$FF ⇨ (M) (⇒ Negation)																								
Short																										
Addressing mode / Opcode			<div><div><input type="radio"/> PG1000</div><div><input type="radio"/> PG-PC</div></div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
		6/3	6/2			E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
		73	63			<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>○</div>	<div>●</div>	<div>●</div>	<div>▼</div>	<div>▲</div>	<div>○</div>

Motorola	COM	Function	CPU type B / 6809																								
B&R	K	(M) ⊕ #\$FF ⇒ (M) (⇒ Negation)																									
Short																											
Addressing mode / Opcode						Address preselection										<input type="radio"/> CP 80 <input type="radio"/> PC 80											
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR						
	6/2	7/3	6+2+			E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C	
	03	73	63				○	○	○			○	○	○	●	●	●	●			●	○	○	●	●	▼	○


The contents of memory location M will be inverted (= Exclusive Or combination with  $\#\$FF$ ).



Motorola	COMA	Function	CPU type A / 6303																							
B&R	COA	A ⊕ #FF ⇨ A (⇒ Negation)																								
Short	KA																									
Addressing mode / Opcode			<div><input type="radio"/> PG1000 <input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
43																					<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>	<div><input type="radio"/></div>

Motorola	COMA	Function														CPU type B / 6809										
B&R	COA	A ⊕ #FF ⇒ A (⇒ Negation)																								
Short	KA																									
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80 <input type="radio"/> PC 80						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	!	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	!	B	G	H	I	N	Z	V	C
43																										


The contents of accumulator A will be inverted (= Exclusive Or combination with  $\$FF$ ).



Motorola	COMB	Function	CPU type A / 6303																							
B&R	COB	B ⊕ #\$FF ⇨ B (⇒ Negation)																								
Short	KB																									
Addressing mode / Opcode			Address preselection	<input type="radio"/> PG1000																						
				<input type="radio"/> PG-PC																						
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
1/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
53																					<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>	<input checked="" type="radio"/>

Motorola	COMB	Function														CPU type B / 6809											
B&R	COB	B ⊕ #\$FF ⇨ B (⇒ Negation)																									
Short	KB																										
Addressing mode / Opcode						Address preselection														<input type="radio"/> CP 80							
																				<input type="radio"/> PC 80							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR						
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C	
53																						<input type="radio"/>	<input type="radio"/>	<input checked="" type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

The contents of accumulator B will be inverted ( $\Rightarrow$  Exclusive Or combination with #\$FF).




Motorola	DAA	Function	CPU type A / 6303																							
B&R	DK	Decimal adjustment of accumulator A after an addition of BCD numbers																								
Short																										
Addressing mode / Opcode			<div><input type="radio"/> PG1000 <input type="radio"/> PG-PC</div>																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
19																										

Motorola	DAA	Function	CPU type B / 6809																							
B&R	DK	Decimal adjustment of accumulator A after an addition of BCD numbers																								
Short																										
Addressing mode / Opcode			Address preselection																							
			<input type="radio"/> CP 80																							
			<input type="radio"/> PC 80																							
IMPL.	DIR.	EXT.	IMMED.	IND.	REL.	I	O	F	S	T	#	P	R	X	Y	D	U	I	B	G	CCR					
2/1						E	A	M	F	Z	#	P	C	I	Y	D	U	I	B	G	H	I	N	Z	V	C
19																										

The binary result (in accumulator A) produced by adding BCD numbers is converted back to a BCD number and is again stored in accumulator A. This instruction only works correctly if it is executed immediately after an addition (ADD, + or A+B).

The carry flag is then set to logic 1 if the BCD result is greater than 99.



**Example:** Addition of BCD numbers \$27 and \$96: A = \$BD

Decimal adjustment: A = \$23

C = 1

(=> carry hundreds position)



## 4. MATHEMATIC ROUTINES

### 4.1. GENERAL

All central and peripheral processors are equipped with mathematic routines as a standard. These routines are components of the operating system and are called from the assignment list by **instruction mnemonics**. Besides basic addition, subtractions, multiplication, division and square root there are conversion and utilities to be utilized (e.g. for comparisons and copying). Standard function blocks can use these routine. For floating point-numbers the 4 byte **IEEE format** is used.

**MATHEMATIC ROUTINES MAY NOT BE OPERATED WITHIN INTERRUPT ROUTINES.**

### Operands and Memory

Mathematic routines occupy the following locations in the user data range:

R1024	Error number	
R1025	Reserved	
R1026 to R1029	Operand 1 (OP1)	} IEEE format
R1030 to R1033	Operand 2 (OP2)	
R1034 to R1037	Temporary memory 1 (MEM1)	
R1038 to R1041	Temporary memory 2 (MEM2)	
R1042 to R1045	Temporary memory 3 (MEM3)	
R1046 to R1047	Source address	
R1048 to R1049	Destination address	
R1050 to R1051	Length	
R1052 to R1053	Data	

## ERROR MESSAGES


If an error occurs during a mathematic routine the carry flag is set and an error number is placed in R1024:

Error number	Short form	Description
1	MATH_OVERFLOW	Data format overflow during calculation
2	MATH_UNDERFLOW	Data format underflow during calculation
3	DIV_BY_ZERO	Division by 0
4	CONV_OVERFLOW	Data format overflow during number conversion
5	CUT_LSB	Low order byte (LOB) last when loading 4 byte mantissa
6	LOAD_OVERFLOW	Data format overflow during loading operands
7	LOAD_UNDERFLOW	Data format underflow during loading operands
8	NEG_SQRT	Negative operand in square root calculation
9	INVAL_CHAR	Invalid character in string conversion routine
10	NO_FPC	No floating point coprocessor installed (causes TRAP error)
11	INVAL_COMMAND	Invalid command (causes TRAP error)
12	NOT_A_NUMBER	Not a valid IEEE format number
13	INCH_EXP	Exponent error in inch-metric or metric-inch conversion
14	INCH_OVERFLOW	Data format overflow in inch-metric or metric-inch conversion



# DATA FORMAT


## Single Precision Floating Point Format



**Conversion:**

$$(-1)^S \cdot 2^{(EXP-127)} \cdot 1.\text{mantissa}$$

**Number range display:**




All numbers from  $-9.22 \times 10^{-18}$  to  $+9.22 \times 10^{-18}$  with the exception of 0 can be displayed and are used the same as 0.

# AbsoluteWith Sign


**Absolute  
word**

S ... Sign



$\pm 32767$   
 $\pm(2^{15} - 1)$


**Absolute long**



$\pm 2147483647$   
 $\pm(2^{31} - 1)$


## Integer

**Integer word**



$-32768 (-2^{15})$   
to  
 $32767 (2^{15}-1)$

**Integer long**



$-2147483648 (-2^{31})$   
to  
 $2147483647 (2^{31}-1)$   
 $(\pm 2,15 * 10^9)$

MADD		Addition in Floating Point Format															
Execution time in $\mu$ s	6303	209 - 690	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	207 - 503		○	○				○	○					○		
<b>Function:</b> Operands OP1 and OP2 are added. The result is stored in OP1. OP2 remains unchanged.																	
<b>Parameters:</b> None																	
<b>Result:</b> D Changed N, Z Corresponds with routine result																	

MSUB		Subtraction in Floating Point Format															
Execution time in $\mu$ s	6303	219 - 700	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	213 - 509		○	○				○	○					○		
<b>Function:</b> Operand OP2 is subtracted from OP1. The result is stored in OP1. OP2 remains unchanged.																	
<b>Parameters:</b> None																	
<b>Result:</b> D Changed N, Z Corresponds with routine result																	



MSQR		Square Root in Floating Point Format															
Execution time in $\mu$ s	6303	71 - 8065	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	123 - 5100		○					○	○	○				○		
<p><b>Function:</b> The square root of operand OP1 is calculated and the result is stored in OP1. OP2 remains unchanged. Calculation accuracy of this function is limited to four decimal places.</p> <p><b>Parameters:</b> None</p> <p><b>Result:</b> D Changed N, Z Corresponds with routine result</p>																	

MSGN		Change Sign of Operand 1															
Execution time in $\mu$ s	6303	85	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	126															
<p><b>Function:</b> The sign of OP1 is inverted. This operation corresponds to a multiplication with -1. OP2 remains unchanged.</p> <p><b>Parameters:</b> None</p> <p><b>Result:</b> D Changed C 0 N, Z Corresponds with routine result</p>																	



LAL1		Load Operand OP1 with Number (Absolute long)																
Execution time in $\mu$ s	6303	190 - 339	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	6809	193 - 293						○										
<b>Function:</b> The binary number (format: absolute long), to which index register X points, is converted to IEEE format and stored in OP1. If more than 24 bits are used for a binary number only the most significant bits are converted and stored in OP1; error 5 (CUT_LSB) occurs.																		
<b>Parameters:</b> X                      Source address of binary number <b>Example:</b> Load OP1 with binary number from registers R 320 through R 323:																		
<b>Result:</b> D                      Changed                      LDX# R 0320 Binary # source address																		
N, Z                      Correspond with routine result                      LAL1																		

LAL2		Load Operand OP2 with Number (Absolute long)																
Execution time in $\mu$ s	6303	190 - 339	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	6809	193 - 293						○										
<b>Function:</b> The binary number (format: absolute long), to which index register X points, is converted to IEEE format and stored in OP2. If more than 24 bits are used for a binary number only the most significant bits are converted and stored in OP2; error 5 (CUT_LSB) occurs.																		
<b>Parameters:</b> X                      Source address of binary number																		
<b>Result:</b> D                      Changed																		
N, Z                      Correspond with routine result																		





LIL1		Load Operand OP1 with Number (Integer long)															
Execution time in $\mu$ s	6303	197 - 381	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	201 - 315						○									
<b>Function:</b> The binary number (format: integer long) to which index register X points is converted to IEEE format and stored in operand OP1. If the binary number uses more than 24 bits only the most significant bits are converted and stored and error 5 (CUT_LSB) occurs.																	
<b>Parameters:</b> X                      Source address of binary number																	
<b>Result:</b> D                      Changed N, Z                      Correspond with routine result																	

LIL2		Load Operand OP2 with Number (Integer long)															
Execution time in $\mu$ s	6303	194 - 378	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	198 - 315						○									
<b>Function:</b> The binary number (format: integer long) to which index register X points is converted to IEEE format and stored in operand OP2. If the binary number uses more than 24 bits only the most significant bits are converted and stored and error 5 (CUT_LSB) occurs.																	
<b>Parameters:</b> X                      Source address of binary number																	
<b>Result:</b> D                      Changed N, Z                      Correspond with routine result																	

<b>LIW1</b>		<b>Load Operand OP1 with Number (Integer word)</b>															
<b>Execution time</b> in $\mu$ s	<b>6303</b>	87 - 260	<b>Possible error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	128 - 249															
<b>Function:</b> The binary number (format: integer word) in accumulator D is converted to IEEE format and stored in operand OP1. <b>Parameters:</b> D Binary number <b>Result:</b> D Changed N, Z Correspond with routine result																	

<b>LIW2</b>		<b>Load Operand OP2 with Number (Integer word)</b>															
<b>Execution time</b> in $\mu$ s	<b>6303</b>	84 - 257	<b>Possible error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	126 - 247															
<b>Function:</b> The binary number (format: integer word) in accumulator D is converted to IEEE format and stored in operand OP2. <b>Parameters:</b> D Binary number <b>Result:</b> D Changed N, Z Correspond with routine result																	

LF1		Load Operand OP1 with Number (IEEE format)															
Execution time in $\mu$ s	6303	88 - 125	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	129 - 146		○					○	○					○		
<p><b>Function:</b> The floating point (IEEE format) number to which index register X points is tested (for whether it is in the allowed range or not) and stored in operand OP1.</p> <p><b>Parameters:</b> X                      Source address of floating point number</p> <p><b>Result:</b> D                      Changed N, Z                      Correspond with routine result</p>																	

LF2		Load Operand OP2 with Number (IEEE format)															
Execution time in $\mu$ s	6303	88 - 125	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	127 - 144		○					○	○					○		
<p><b>Function:</b> The floating point (IEEE format) number to which index register X points is tested (for whether it is in the allowed range or not) and stored in operand OP2.</p> <p><b>Parameters:</b> X                      Source address of floating point number</p> <p><b>Result:</b> D                      Changed N, Z                      Correspond with routine result</p>																	



SIL		Store Operand OP1 in Integer Long Format															
Execution time in $\mu$ s	6303	172 - 424	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	190 - 347					○								○		
<p><b>Function:</b> Operand OP1 is converted to a binary number (format: Integer long) and saved. Index register X holds the destination address to which the binary number is stored. Operands OP1 and OP2 remain unchanged. If the value is too large for a 32 bit integer number, error 4 (CONV_OVERFLOW) occurs and the maximum negative or positive amount (-2147483647 or +2147483647) is stored.</p> <p><b>Parameters:</b> X                      Destination address of binary number</p> <p><b>Result:</b> D                      Changed N, Z                      Correspond with routine result</p>																	
SIW		Store Operand OP1 in Integer Word Format															
Execution time in $\mu$ s	6303	158 - 380	Possible error messages	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	183 - 321					○								○		
<p><b>Function:</b> Operand OP1 is converted to a binary number (format: Integer word) and saved. Operands OP1 and OP2 remain unchanged. If the value is too large for a 16 bit integer number, error 4 (CONV_OVERFLOW) occurs and the maximum negative or positive amount (-32767 or +32767) is stored.</p> <p><b>Parameters:</b> None</p> <p><b>Result:</b> D                      Binary number N, Z                      Correspond with changed contents of D</p>																	



SFM1		Store Operand OP1 in Memory 1															
Execution time in $\mu$ s	6303	60	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	116															
<b>Function:</b> Operand OP1 is stored in floating point format (IEEE) in temporary memory 1 (R1034 to R1037).																	
<b>Parameters:</b> None																	
<b>Result:</b> D Changed																	

SFM2		Store Operand OP1 in Memory 2															
Execution time in $\mu$ s	6303	60	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	116															
<b>Function:</b> Operand OP1 is stored in floating point format (IEEE) in temporary memory 2 (R1038 to R1041).																	
<b>Parameters:</b> None																	
<b>Result:</b> D Changed																	

SFM3		Store Operand OP1 in Memory 3															
Execution time in $\mu$ s	6303	60	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	116															
<b>Function:</b> Operand OP1 is stored in floating point format (IEEE) in temporary memory temporary 3 (R1042 to R1045).																	
<b>Parameters:</b> None																	
<b>Result:</b> D Changed																	

<b>RFM1</b>		<b>Load Operand OP2 from Memory 1</b>															
<b>Execution time</b> in $\mu$ s	<b>6303</b>	56	<b>Possible error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	116															
<b>Function:</b>		Operand OP2 with number in floating point format (IEEE) is loaded from temporary memory 1 (R1034 to R1037).															
<b>Parameters:</b>		None															
<b>Result:</b>		D                      Changed															

<b>RFM2</b>		<b>Load Operand OP2 from Memory 2</b>															
<b>Execution time</b> in $\mu$ s	<b>6303</b>	56	<b>Possible error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	116															
<b>Function:</b>		Operand OP2 with number in floating point format (IEEE) is loaded from temporary memory 2 (R1038 to R1041).															
<b>Parameters:</b>		None															
<b>Result:</b>		D                      Changed															

<b>RFM3</b>		<b>Load Operand OP2 from Memory 3</b>															
<b>Execution time</b> in $\mu$ s	<b>6303</b>	56	<b>Possible error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	116															
<b>Function:</b>		Operand OP2 with number in floating point format (IEEE) is loaded from temporary memory 3 (R1042 to R1045).															
<b>Parameters:</b>		None															
<b>Result:</b>		D                      Changed															



FM2B		2 Byte X 2 Byte Multiplication																
Execution time in $\mu$ s	6303	115 - 191	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	6809	125 - 175																
<b>Function:</b> Two binary numbers (format: Integer word) are multiplied. The result is a number in integer long format.																		
<b>Parameters:</b>		X	Source address for multiplication															
		D	Multiplier															
		R1048&	Destination address for result															
<b>Result:</b>		D	Changed															
		C, N, Z	Invalid															
		X	Unchanged															

FM3B		3 Byte X 2 Byte Multiplication																
Execution time in $\mu$ s	6303	156 - 270	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	6809	150 - 225																
<b>Function:</b> A 3 byte integer number is multiplied with a number in integer word format. The result is a 5 byte integer number.																		
<b>Parameters:</b>		X	Source address for multiplication (3 byte Integer number)															
		D	Multiplier (Integer word)															
		R1048&	Destination address for result (5 byte Integer number)															
<b>Result:</b>		D	Changed															
		C, N, Z	Invalid															
		X	Unchanged															




CAF		Convert ASCII String to Floating Point (IEEE) Format																									
Execution time in $\mu$ s	6303	280 - 2140	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14										
	6809	251 - 1460		○	○				○	○		○															
<p><b>Function:</b> The ASCII string, to which index register X points is converted to internal IEEE format and stored in OP1. OP2 remains unchanged.</p> <p><b>Parameters:</b> X                      Source address of ASCII string</p> <p><b>Result:</b> D                      Changed N, Z                      Invalid</p> <p><b>Syntax rules for ASCII strings:</b>5</p> <ol style="list-style-type: none"><li>1. <b>Signs</b> permitted are &lt;+&gt;, &lt;-&gt; and &lt;blank spaces&gt;. The sign is optional.</li><li>2. The <b>mantissa</b> can begin with leading zeros or blank spaces and can include a decimal point plus up to seven significant digits. Separating the mantissa and exponent is done with an &lt;E&gt; or a blank space.</li><li>3. The <b>exponent</b> has two digits and a sign. It begins with an &lt;E&gt; after the last mantissa or after the separation character (blank space).</li><li>4. <b>Valid characters</b> are &lt;0&gt; to &lt;9&gt;, &lt;space&gt;, &lt;-&gt;, &lt;+&gt;, &lt;decimal point&gt; and &lt;E&gt;. Invalid characters in an ASCII string llead to a break in the routine and error 9 (INVAL_CHAR) occurs. The value held in operand OP1 after the break is invalid.</li><li>5. After an &lt;E&gt; maximum 3 characters are read automatically, otherwise the string must be terminated with &lt;CR&gt; (\$OD) or &lt;0&gt; (\$00).</li></ol> <p><b>Examples of valid ASCII strings:</b></p> <table><tr><td>" 12.45&lt;CR&gt;"</td><td>" -12.45&lt;CR&gt;"</td><td>" +.23&lt;CR&gt;"</td><td>" .1234567&lt;CR&gt;"</td><td>" 0.0022&lt;CR&gt;"</td></tr><tr><td>" -1.234567 E 09"</td><td>" +.34E-8&lt;CR&gt;"</td><td>" 0.022E1&lt;CR&gt;"</td><td>" -12.45 E+01"</td><td>" .3E+14"</td></tr></table>																		" 12.45<CR>"	" -12.45<CR>"	" +.23<CR>"	" .1234567<CR>"	" 0.0022<CR>"	" -1.234567 E 09"	" +.34E-8<CR>"	" 0.022E1<CR>"	" -12.45 E+01"	" .3E+14"
" 12.45<CR>"	" -12.45<CR>"	" +.23<CR>"	" .1234567<CR>"	" 0.0022<CR>"																							
" -1.234567 E 09"	" +.34E-8<CR>"	" 0.022E1<CR>"	" -12.45 E+01"	" .3E+14"																							

**CFA****Convert OP1 to ASCII (without leading zeros)**

Execution time in $\mu$ s	6303	352 - 7310	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	352 - 4440		<input type="radio"/>			<input type="radio"/>		<input type="radio"/>	<input type="radio"/>					<input type="radio"/>		

**Function:** The contents of OP1 are converted to an ASCII string and stored at the address indicated in index register X. Operands OP1 and OP2 remain unchanged.  
 The amount of significant digits is limited to a maximum of seven. An ASCII string can therefore be maximum nine characters long (including sign and decimal point). Leading zeros are replaced by blank spaces. If OP1 can not be converted to the desired ASCII format the string is filled with ">" characters.

**Parameters:** X                      Destination of ASCII string



**Result:** A                      Changed  
 B                      Length of ASCII string  
 N, Z                      0

**Example:** OP1 should be converted to an ASCII string with a maximum of five significant positions (including two decimal digits). The ASCII string should be stored from the 9 bit memory location R0250.

```

:
:
LDX#   R 0250           Load destination address for ASCII string in index register X
                                |
                                |----- Length of ASCII string (5 significant positions + sign + decimal point = 7)
                                |----- Amount of decimal digits (2)
LDAA   # $72           Format of ASCII string transferred to A
CFA
:
:

```


OP1 = 32.123	=>	" 32.12 "
OP1 = -0.1	=>	" - 0.10 "
OP1 = 4.87	=>	" 4.87 "
OP1 = 2300.25	=>	" >>>. >> "
OP1 = -1000.25	=>	" -<<<. << "

**CFA0****Convert OP1 to ASCII (with leading zeros)**

Execution time in $\mu$ s	6303	310 - 7190	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	310 - 4320		<input type="radio"/>			<input type="radio"/>		<input type="radio"/>	<input type="radio"/>					<input type="radio"/>		

**Function:** The contents of OP1 are converted to an ASCII string and stored at the address indicated by index register X. Operands OP1 and OP2 remain unchanged.  
 The amount of significant digits is limited to a maximum of seven. The ASCII string can therefore be maximum nine characters long (including sign and decimal point). Leading zeros are not suppressed. If OP1 can not be converted to the desired ASCII format the string is filled with ">" characters.

**Parameters:** X            Destination address of ASCII string



**Result:** A            Changed  
 B            Length of ASCII string  
 N, Z        0

**Example:** OP1 should be converted to an ASCII string with a maximum of four significant positions (including one decimal digit): The ASCII string should be stored from the 8 bit memory location R0100.

```


:
:
LDX#   R  0100           Load destination address for the ASCII string in index register X
                                |
                                | Length of ASCII string (4 significant positions + sign + decimal point = 6)
                                |
                                | Amount of decimal digits (1)
LDAA   #  $61           Format of ASCII string transferred to A
CFA
:
:
OP1 = 32.123           =>    " 032.1 "
OP1 = -0.1              =>    "-000.1 "
OP1 = 4.87              =>    " 004.8 "
OP1 = 2300.25           =>    " >>>.> "
OP1 = -1000.25          =>    "-<<<.< "

```

**CFEA****Convert OP1 to ASCII String with Exponent Format**

Execution time in $\mu$ s	6303	570 - 7140	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	267 - 4140		○					○	○					○		

**Function:** The contents of OP1 are converted to an ASCII string with floating point exponent format and stored to the memory location which is addressed by index register X. Operands OP1 and OP2 remain unchanged.  
The string always has the same format (length: 14 characters).



If OP1 cannot be converted to the desired ASCII format the string is filled with ">" characters.

**Parameters:** X Destination address of ASCII string 3 2 1 0

**Result:** A Changed  
B Length of ASCII string  
Z Corresponds with routine result  
N Invalid



**Example:** OP1 should be converted to ASCII string with exponent format and stored to R0500.

```
      :  
      :  
LDX#  R 0500      Destination address for ASCII string  
CFEA  
      :  
      :
```

OP1 = 32111	=>	" 3.211100 E+04 "
OP1 = -487	=>	" -4.870000 E+02 "
OP1 = 0.0456	=>	" 4.560000 E-02 "
OP1 = 0	=>	" 0.000000 E+00 "

**CIA****Convert Integer to ASCII (without leading zeros)****Execution time**  
in  $\mu$ s**6303**

380 - 2020

**6809**

357 - 1370

**Possible**  
**error message**


1	2	3	4	5	6	7	8	9	10	11	12	13	14
			○										

**Function:** A binary number is converted to an ASCII string and stored to the memory location which is addressed by index register X. Operands OP1 and OP2 remain unchanged.  
 The number of significant digits is limited to a maximum of nine. The ASCII string can therefore be up to eleven characters (including sign and decimal point). Leading zeros are replaced by blank spaces. If the binary number cannot be converted to the desired ASCII format the string is filled with ">" or "<" characters.

**Parameters:** R1046& Source address of binary number  
 X Destination address of ASCII string


A

Format of ASCII string:



B

Format of binary number:

**Result:**

A Changed  
 B Length of entire ASCII string  
 N, Z 0

**Example:**

The number in registers R0100 to R0103 (format: integer long) should be converted to an ASCII string with a maximum of six significant digits of which two are decimal digits. The string should be stored to R0250.

```

:
:
LDX#   R  0100      Source address of binary number
STX    R  1046      Store source address in register R1046&
LDX#   R  3000      Destination address for ASCII string

LDAA   # $62        Number of significant digits
                        Number of decimal digits
                        Transfer format of ASCII string to accumulator A

LDAB   # %00000011  Format of binary number: 1 => Integer
                        Length of binary number: 1 => 4 Byte
                        Transfer format of binary number to accumulator B
CIA                                         Routine call
:
:
```

Integer-Long = 56499	=>	" 564.99 "
Integer-Long = -23	=>	" - 0.23 "
Integer-Long = 1000000	=>	" >>>. >> "



**CIA0****Convert Integer to ASCII (with leading zeros)**

Execution time in $\mu$ s	6303	310 - 1960	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	312 - 1320					○										

**Function:** A binary number is converted to an ASCII string and stored to the address given by index register X. Operands OP1 and OP2 remain unchanged.

The number of significant digits is limited to a maximum of nine. The ASCII string can therefore be maximum eleven characters long (including sign and decimal point). Leading zeros are not suppressed. If the binary number cannot be converted to the desired ASCII format the string is filled with ">" or "<" characters.

**Parameters:** R1046&      Source address of binary number  
X                      Destination address ASCII string



**Result:** A                      Changed  
B                      Length of entire ASCII string  
N, Z                      0

**Example:**

The number in registers R0100 to R0103 (format: absolute long) should be converted to an ASCII string with a maximum of eight significant digits of which two are decimal digits. The string should be stored to R0200.

```

:
:
LDX#   R  0100      Source address of binary number
STD    R  1046      Store source address in register R1046&
LDX#   R  0200      Destination for ASCII string

LDAA   #  $83        Number of significant digits
                        Number of decimal digits
                        Transfer format of ASCII string to accumulator A

LDAB   #  %00000001  Format of binary number: 0 => absolute
                        Length of binary number: 1 => 4 byte
                        Transfer format of binary number to accumulator B
CIA                                Routine call
:
:

```

Absolute long = 56499	=>	" 00056.499"
Absolute long = -23	=>	" -00000.023"
Absolute long = 1000000	=>	" 01000.000"
Absolute long = 100000000	=>	" >>>>. >>>"



# CBIN

## Convert BCD to Binary

Execution time in µs	6303	112 - 223	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	166 258															

**Function:** A three byte BCD number is converted to a three byte binary number. Source and destination addresses must be different.

**Parameters:** D            Source address for BCD number  
X            Destination address for binary number

**Result:** D            Least significant two bytes of the binary number  
N, Z        Correspond with the contents of D

**Example:** BCD No. = \$ 

0	0	0	4	5
---	---	---	---	---

 0 => binary number = 450  
BCD No. = \$ 

0	0	1	9	5
---	---	---	---	---

 6 => binary number = 1956  
BCD No. = \$ 

9	9	9	9	9
---	---	---	---	---

 9 => binary number = 999999

The BCD number stored in registers R0200 to R0202 should be converted to a binary number. The result should be stored to R3000.

```
      :  
LDX#   R 0200      Source address of BCD number  
XGDX  
LDX#   R 3000      Load source address after D  
CBIN                                     Destination address of binary number  
      :
```


## Conversion: Binary <=> Physical (Scaling)

In PLC programs numbers are not usually stored in their physical units or with their physical values. Normally a binary value is used which corresponds to a certain physical size. To display a physical value (e.g. on operator terminals) the binary value must be converted to the physical unit.

**Example:** A temperature in the range from 20.0 °C to 100.0 °C will be measured. The temperature sensor sends an analog signal between 4mA and 20mA which is converted to a PLC internal number value between 800 and 4000 by an AD converter. The internal representation is:

$$\begin{array}{lll} 20.0\text{ °C (4 mA)} & \Rightarrow & 800 \\ 100.0\text{ °C (20 mA)} & \Rightarrow & 4000 \end{array}$$

The conversion is done according to the straight line formula:  $y = kx + d$



The straight line is defined by factors **k** and **d** which are calculated from the two points (800/200) and (4000/1000):

$$\text{I.} \quad 200 = 800k + d \quad \Rightarrow \quad d = 200 - 800k$$

$$\text{II.} \quad 1000 = 4000k + d$$

---


$$\text{II.} \quad 1000 = 4000k + 200 - 800k$$

$$800 = 3200k$$

$$k = \frac{800}{3200} = 0.25$$

$$\Rightarrow \quad d = 200 - 800k = 0$$



The following routines are available for **converting binary values to physical sizes**:

- CBPP**            Calculates **k** and **d** from two straight line points or from integer word format to IEEE format.
- CBPQ**            Calculation according to formula  $y = kx + d$ . Factors **k** and **d** must first be in IEEE format (e.g. calculated with CBPP routine).
- CBP**              Calculation according to formula  $y = kx + d$ . The straight line can be defined either from factors **k** and **d** or by two straight line points ( $x_1/y_1$ ) and ( $x_2/y_2$ ). Number format (floating point IEEE format or integer word) for the factors can be selected by the user.

In many applications numbers are entered via operator interface terminals. These numbers are entered in their physical value and must be converted to the PLC internal value. This conversion is done by reversing the straight line equation:

$$y = kx + d \quad \Rightarrow \quad x = \frac{y - d}{k}$$

The following routines are available for **converting physical sizes to binary values**:

- CBPP**            Calculates **k** and **d** from two straight line points or from integer word format to IEEE format.
- CPBQ**            Calculates x according to the formula above. Factors **k** and **d** must first be in IEEE format (e.g. calculated with CBPP routine).
- CPB**              Calculates x according to the formula above. The straight line can be defined either from factors **k** and **d** or by two straight line points ( $x_1/y_1$ ) and ( $x_2/y_2$ ). Number format (floating point IEEE format or integer word) for the factors can be selected by the user.

**CBPP****Calculating Factors  $k$  and  $d$  from two Straight Line Points**


<b>Execution time</b> in $\mu$ s	<b>6303</b>	2500 - 6700	<b>Possible</b> <b>error message</b>	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	<b>6809</b>	1200 - 4200		<input type="radio"/>					<input type="radio"/>	<input type="radio"/>					<input type="radio"/>		

**Function:** This routine has two functions:

1. Calculating factors **k** and **d** (in IEEE format) from two straight line points  $(x_1/y_1)$  and  $(x_2/y_2)$ . These straight line points can be either in integer word format or in IEEE format.
2. Factors **k** and **d** are transferred to the routine in integer word format or in IEEE format. Factors which are sent in integer word format are converted to IEEE format.

Number format is optional (see diagram on next page).

**Parameters:** R1048& Destination address for factors **k** and **d** (IEEE Format, => 8 Byte)



X Source address of parameter  $(x/y \text{ or } k/d)$

**Result:** X, D Changed  
N, Z Invalid

Depending on the function selected and the number format of the parameter the amount of memory used varies.

Memory	Contents of Accumulator B							
	0xxxx00	0xxxx01	0xxxx10	0xxxx11	1xxxx00	1xxxx01	1xxxx10	1xxxx11
Rxxxx	$x_1$	$x_1$	$x_1$	$x_1$	k	k	k	k
Rxxxx + 1	Integer word	Integer word	IEEE	IEEE	Integer word	Integer word	IEEE	IEEE
Rxxxx + 2	$y_1$	$y_1$			d	d		
Rxxxx + 3	Integer word	IEEE			Integer word	IEEE		
Rxxxx + 4	$x_2$		$y_1$	$y_1$			d	d
Rxxxx + 5	Integer word		Integer word	IEEE			Integer word	IEEE
Rxxxx + 6	$y_2$	$x_2$	$x_2$					
Rxxxx + 7	Integer word	Integer word	IEEE					
Rxxxx + 8		$y_2$		$x_2$				
Rxxxx + 9		IEEE		IEEE				
Rxxxx + 10			$y_2$					
Rxxxx + 11			Integer word					
Rxxxx + 12				$y_2$				
Rxxxx + 13				IEEE				
Rxxxx + 14								
Rxxxx + 15								

**CBPQ****Convert Binary => Physical, Quick**

Execution time in $\mu$ s	6303	780 - 1700	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	580 - 1100		<input type="radio"/>					<input type="radio"/>	<input type="radio"/>					<input type="radio"/>		

**Function:** A binary number (integer word) is converted to a physical value according to the formula  $y = kx + d$ . Factors **k** and **d** are calculated separately with **CBPP** and are stored in floating point format.

**Parameters:** D Binary number  $x$   
X Source address for straight line factors **k** and **d** (IEEE format)

**Result:** D Physical value  $y$  (Integer word)  
OP1 Physical value  $y$  (IEEE format)  
X Changed  
N, Z Correspond with the contents of D

**CPBQ****Convert Physical => Binary, Quick**

Execution time in $\mu$ s	6303	780 - 1500	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	580 - 950		<input type="radio"/>					<input type="radio"/>	<input type="radio"/>					<input type="radio"/>		

**Function:** A physical value is converted to a binary value according to the formula  $x \frac{y - d}{k}$ .

Factors **k** and **d** are calculated separately with the **CBPP** routine and stored in floating point format.

**Parameters:** D Physical value *y* (Integer word)  
X Source address for straight line factors **k** and **d** (IEEE format)


**Result:** D Binary value *x* (Integer word)  
OP1 Binary value *x* (IEEE format)  
X Changed  
N, Z Correspond with the contents of D

**CBP****Convert Binary => Physical**

Execution time in $\mu$ s	6303	3400 - 8300	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	ca. 4000		○					○	○					○		

**Function:** A binary number (integer word) is converted to a physical display value according to the straight line equation  $y = kx + d$ . The straight line is either defined by two points  $(x_1/y_1)$  and  $(x_2/y_2)$  or by factors **k** and **d**. As the calculation of **k** and **d** takes several msec. it is recommended to calculate these factors just once, using the CBPP routine in the initialization program and store them temporarily in registers. By calling the **CBP** routine the calculated factors are put into use.

**Parameters:** R1046& Source address of binary number  $x$   
 R1048& Destination address for physical value  $y$   
 X Source address of straight line points  $(x_1/y_1)$  and  $(x_2/y_2)$  or factors **k** and **d**



**Result:**

D	Physical value $y$ (Integer word), if for $y$ integer word is selected, otherwise D is undefined.
OP1	Physical value $y$ (IEEE format)
X	Changed
N, Z	Correspond with the contents of D

**Example:** Floating point factors **k** and **d** have been calculated with the **CBPP** routine and are stored in registers R0300 through R0307. The binary number  $x$  (format: integer word) from R0100& will be converted and the result  $y$  should be stored from R0120 in IEEE format.

```

:
:
LDX#  R 0100      Load source address of binary number x in index register X
STX    R 1046      Store source address in R1046&
LDX#   R 0120      Load destination address for physical value y in index register X
STX    R 1048      Store source address in R1048&

LDAA   # %00000001  Format of x (0 = Integer word)
                        Format of y (1 = IEEE)
                        Number formats of x and y

LDAB   # %10000011  Straight line defined by factors k and d
                        Format of d (1 = IEEE)
                        Format of k (1 = IEEE)
                        Straight line definition and number format

LDX#   R 0300      Source address for straight line factors k and d
CBP                                Conversion routine call
:
:

```

**CPB****Convert Physical => Binary**


Execution time in $\mu$ s	6303	3400 - 8300	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	ca. 4000		○					○	○					○		

**Function:** A physical value is converted to a binary value according to the reverse straight line equation  $x = \frac{y - d}{k}$ .

The straight line is defined either by two straight line points ( $x_1/y_1$ ) and ( $x_2/y_2$ ) or by factors **k** and **d**.

Since the calculation of factors **k** and **d** takes several msec. it is recommended to make the calculation only once using the CBPP routine in an INIT program and store it in temporary memory (registers). By calling the **CPB** routine the factors previously calculated are set for use.

**Parameters:** R1046& Source address of physical value y  
 R1048& Destination address for binary number x  
 X Source address of straight line points ( $x_1/y_1$ ) and ( $x_2/y_2$ ) or factors **k** and **d**





**Result:**

D	Binary value x (integer word), if for x integer word is selected, otherwise D is undefined
OP1	Binary value x (IEEE format)
X	Changed
N, Z	Corresponds to the contents of D

**Example:** Factors **k** and **d** have been converted in the **CBPP** routine and are now stored in registers R0300 through R0307. Physical value **y** (IEEE format) from R0100 through R0103 is converted to binary value **x** and stored to R0120.

```

:
:
LDX#  R  0100      Load source address of physical value y in index register X
STX    R  1046      Store source address in R1046&
LDX#   R  0120      Load destination address for the binary value x in index register X
STX    R  1048      Store source address in R1048&

LDAA   #  %00000011  Format of x (1 = IEEE)
                        Format of y (1 = IEEE)
                        Number format of x and y

LDAB   #  %10000011  Line defined by factors k and d
                        Format of k (1 = IEEE)
                        Format of d (1 = IEEE)
LDX#   R  0300      Line definition and number format
CPB    R  0300      Source address of factors k and d
:                                     Call for conversion routine
:

```



**Example:**

Set point values are entered in inches via a keyboard. The internal representation of all live and set point values is stored in mm with a resolution of 0.01. For the inch to metric conversion with the least inaccuracy inch numbers must be entered with four decimal digits.

```

:
:
LDX#   R   0100      Source address of inch number
STX    R   1046
LDAA   #   004       Exponent of inch number (accuracy = 0.0001; => 4 decimal digits)
LDAB   #   002       Exponent of mm number (accuracy = 0.01; => 2 decimal digits)
LDX#   R   0200      Destination address of mm number
CIM
:
:

```

Binary number in R0100 through R0103	Inch number	mm number	Binary number in R0200 through R0203
3460	0.3460"	8.79mm	879
234500	23.4500"	595.62mm	59562
3937	0.3937"	10.00mm	1000
10000	1.0000"	25.40mm	2540



**Example:**





The live value in a programming system is in metric but must be displayed on an operator panel in inches. The internal representation of live and setpoint values is in mm with a resolution of 0.01. The number is displayed in inches to four decimal digits (=> accuracy = 0.0001 inch).

```

:
:
LDX#   R   0100      Source address of mm number
STX    R   1046
LDAA   #    002      Exponent of mm number (accuracy = 0.01; => 2 decimal digits)
LDAB   #    004      Exponent of inch number (accuracy = 0.0001; => 4 decimal digits)
LDX#   R   0200      Destination address for inch number
CMI
:
:

```

Binary number in R0100 through R0103	mm number	Inch number	Binary number in R0200 through R0203
346	3.46 mm	0.1362 "	1362
20045	200.45 mm	7.8927 "	78927
2540	25.40 mm	1.0001 "	10001
10000	100.00 mm	393.75 "	39375

FCOP		Function Copy																
Execution time in μs	6303	see table	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
	6809	see table																
<b>Function:</b> A data block with length L is copied from a source address to a destination address. The routine recognizes from the entered source address, destination address and the length of the block whether the source and destination should overlap. Correspondingly the routine copies either forwards or backwards. The source is not changed in any way other than when it is overlapped by the destination.																		
<div><div><p>Forwards</p></div><div><p>Backwards</p></div><div><p>Forwards overlapped</p></div><div><p>Backwards overlapped</p></div></div>																		
<b>Parameters:</b> R1048&      Destination address for the block D      Length of the block in bytes X      Source address of block																		
<b>Result:</b> D      Changed N, Z, C      Invalid																		
<b>Example:</b> The TEXT table will be copied to the area starting from R0100.																		
<div><div><div>LDX#    R   0100      Destination address</div><div>STX     R   1048</div><div>LDAA    #   000</div><div>JSR     TEXT</div></div><div>D contains the length of the table and X the start address of the table</div><div>FCOP      Copy the table</div></div>																		
				<b>Execution time in μs</b>														
				<b>6303</b>										<b>6809</b>				
Dest. addr. > Src. addr.				$82 + (\frac{L}{256} + 1) * 55 + L * 23$										121 + L * 10,5				
Dest. addr. < Src. addr.				$58 + (\frac{L}{256} + 1) * 54 + L * 25$										112 + L * 10,5				

# FSMB

## Function Set Memory Byte

Execution time in $\mu$ s	6303	$48 + L \cdot 12$	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	$94 + L \cdot 7,5$															

**Function:** All registers within a defined memory range (start address, length of memory range in bytes) are loaded with a 1 byte value.

**Parameters:** R1052 1 byte value  
D Length of memory range in bytes  
X Start address of memory range

**Result:** D Changed  
N, Z, C Invalid

**Example:** Registers R3000 to R3299 should be loaded with the value 255 (\$FF):

```

:
:
LDAA # 255          Load 1 byte value in A
STAA R 1052         Store 1 byte value in R1052
LDD # 00300         Length of memory range in bytes (300)
LDX# R 3000         Start address of memory range
FSMB
:
:

```





FCLR		Function Clear Memory															
Execution time in $\mu$ s	6303	$48 + L \cdot 12$	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	$94 + L \cdot 7,5$															
Function:	All registers within a defined range (Start address, length of memory range in bytes) are deleted (overwritten with null value).																
Parameters:	D	Length of memory range in bytes															
	X	Start address of memory range															
Result:	D	Changed															
	N, Z, C	Invalid															
Example:	Registers R0100 to R0199 should be deleted																
	:																
	:																
	LDD	#	00100	Length of memory range													
	LDX#	R	0100	Start address of memory range													
	FCLR																
	:																
	:																

**MCMP****Compare OP1 and OP2**

Execution time in $\mu$ s	6303	201 - 223	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	195 - 207													○		

**Function:** Operands OP1 and OP2 are compared with each other and depending on the result flags N, Z, and C are set. the operands remain unchanged.

**Parameters:** None

**Result:** D            Changed  
               R1024    Error number (0 => no error)  
               N, Z, C    Correspond with routine result

After the comparison is made the following conditional branches are possible:

Branch, if...	Branch instruction
...OP1 = OP2	BEQ    (SP0)
...OP1 $\neq$ OP2	BNE    (SN0)
...OP1 < OP2	BCS    (SP<)
...OP1 $\leq$ OP2	BLS    (J<=)
...OP1 > OP2	BHI    (SP>)
...OP1 $\geq$ OP2	BCC    (JC0)

# MHIL

Limitation to High Limit; If  $OP1 > OP2$ , then  $OP2 \Rightarrow OP1$

Execution time in $\mu s$	6303	215 - 271	Possible error message	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	6809	205 - 237															

**Function:** Operands OP1 and OP2 are compared with each other. If OP1 is larger than OP2, then OP1 is loaded with the contents of OP2.

**Parameters:** OP1 Value to be limited  
OP2 High limit

**Result:** D Changed  
R1024 Error number (0 => no error)  
N, Z Invalid  
C Set, if OP1 is loaded with OP2



## 5. SPECIAL INSTRUCTIONS

### 5.1. ARITHMETIC PROCESSOR (ONLY CP80)

All central and peripheral processors are equipped with floating point mathematic routines as a standard (see section "4. Mathematic Routines"). The CP80 processor is enhanced by an additional fast floating point mathematic processor (MC68881, Motorola). This math processor (hereafter abbreviated as APU) is utilized, if:

- the precision of floating point mathematic routines is not sufficient
- the calculating speed of floating point mathematic routines is not sufficient
- a calculation is required, which is not included in the instructions set of the floating point mathematic routines (e.g. Goniometric functions, Logarithms, ...)

#### 5.1.1. Operands

The arithmetic processor is equipped with 8 internal arithmetic registers. These are described as "internal operands". Others are "external operand" numbers which sit in the central processor's data range (R0000 to R7167). It is advisable to differentiate between the following APU instruction types:

- Instructions used for loading or reading APU operand registers
- Instructions used to couple two APU operand registers (two internal operands)
- Instructions used to couple an internal operand with an external operand

## 5.1.2. APU Instruction Calls

Instructions are transferred to the APU with the STL command "MAT". Index registers and accumulators include the following parameters:

<p><b>A</b></p> <div style="text-align: center;"> <div style="display: inline-block; width: 100px; border-bottom: 1px solid black; position: relative;"> <span style="position: absolute; left: 0; top: -10px;">7</span> <span style="position: absolute; right: 0; top: -10px;">0</span> </div> <div style="display: flex; justify-content: space-around; border: 1px solid black; width: 100px; margin: 5px auto;"> <div style="width: 33%; text-align: center;">PTR</div> <div style="width: 33%; text-align: center;">F/REG</div> <div style="width: 33%; text-align: center;">REG</div> </div> </div> <p><b>PTR</b>      Pointer to external operands  00 = index register X  01 = index register Y <sup>1)</sup>  10 = user stack pointer <sup>1)</sup></p> <p><b>F/REG</b>    If the instruction includes two internal operands:  F/REG = Register No. of second operand (OP2 <sup>2)</sup>)  If the instruction contains an external operand:  F/REG = Format code (see table in section "Number format")</p> <p><b>REG</b>        Register No. of the first operand (OP1 <sup>2)</sup>)</p>	<p><b>B</b></p> <div style="text-align: center;"> <div style="display: inline-block; width: 100px; border-bottom: 1px solid black; position: relative;"> <span style="position: absolute; left: 0; top: -10px;">7</span> <span style="position: absolute; right: 0; top: -10px;">0</span> </div> <div style="display: flex; justify-content: space-around; border: 1px solid black; width: 100px; margin: 5px auto;"> <div style="width: 33%; text-align: center;">EI</div> <div style="width: 33%; text-align: center;">D</div> <div style="width: 33%; text-align: center;">CODE</div> </div> </div> <p><b>EI</b>            Instruction type:  0 = two internal operands  1 = one external operand</p> <p><b>D</b>             Loading / saving internal operands:  0 = loading  1 = saving</p> <p><b>CODE</b>        Instruction code (see "68881 instruction set")</p> <div style="border: 1px solid black; padding: 10px; margin-top: 10px;"> <div style="display: flex; justify-content: space-between; border-bottom: 1px solid black; padding-bottom: 5px;"> <span>15</span> <span>0</span> <span>7</span> <span>0</span> </div> <div style="text-align: center; padding: 5px 0;"> <b>External Operand Start Address</b>  . . . . . </div> </div> <p style="text-align: center; margin-top: 10px;">Index register X, Y or user stack pointer <sup>1)</sup></p>
--	---








<sup>1)</sup> Index register Y and the user stack pointer can be used with the B&R PROgramming SYStem version 5.0 or higher.

<sup>2)</sup> OP1 and OP2 are not identical to the operands in mathematic routines.

### APU instruction example:

LDX#	R 2000	Pointer to external operands
LDAA	# %00100011	Data format "Word Integer"
LDAB	# %10xxxxxx	An external operand, xxxxxx = Instruction
MAT		

## 5.1.3. Number Formats

FORMAT	Description	Length	Format code <sup>1)</sup>
	BYTE INTEGER	8 Bit / 1 Byte	110
	WORD INTEGER	16 Bit / 2 Byte	100
	LONG INTEGER	32 Bit / 4 Byte	000
	SINGLE REAL	32 Bit / 4 Byte	001
	DOUBLE REAL	64 Bit / 8 Byte	101
	EXTENDED REAL	96 Bit / 12 Byte	010
	PACKED DECIMAL REAL	96 Bit / 12 Byte	011

## 5.1.4. 68881 APU Instruction Set

Instruction	Designation	Description	Code (hex.)	Code (binary)
ABS	absolute value	$OP1 := \text{abs}(OP1)$	\$18	%011000
ACOS	arccosine	$OP1 := \arccos(OP1)$	\$1C	%011100
ADD	addition	$OP1 := OP1 + OP2$	\$22	%100010
ASIN	arcsine	$OP1 := \arcsin(OP1)$	\$0C	%001100
ATAN	arctangent	$OP1 := \arctan(OP1)$	\$0A	%001010
ATANH	hyperbolic arctangent	$OP1 := \tanh(OP1)$	\$0D	%001101
COS	cosine	$OP1 := \cos(OP1)$	\$1D	%011101
COSH	hyperbolic cosine	$OP1 := \cosh(OP1)$	\$19	%011001
DIV	division	$OP1 := OP1 / OP2$	\$20	%100000
ETOX	$e^x$	$OP1 := e^{OP1}$	\$10	%010000
ETOXM1	$e^{x-1}$	$OP1 := e^{OP1-1}$	\$08	%001000
GETEXP		$OP1 := \text{exponent}(OP1)$	\$1E	%011110
GETMAN		$OP1 := \text{mantissa}(OP1)$	\$1F	%011111
INT	integer function	$OP1 := \text{int}(OP1)$	\$01	%000001
INTRZ	integer with rounding	$OP1 := \text{int}(OP1)$	\$03	%000011
LOG10	logarithm base 10	$OP1 := \log_{10}(OP1)$	\$15	%010101
LOG2	logarithm base 2	$OP1 := \log_2(OP1)$	\$16	%010110
LOGN	logarithm base e	$OP1 := \ln(OP1)$	\$14	%010100



LOGNP1		$OP1 := \ln(OP1 + 1)$	\$06	%000110
MOD	modulo function	$OP1 := \text{mod}(OP1)$	\$21	%100001
MOVE	load or store		\$00	%000000
MOVECR	load with constant	$OP1 := \text{const.}$	\$3B	%111011
MUL	multiplication	$OP1 := OP1 * OP2$	\$23	%100011
NEG	negation	$OP1 := 0 - OP1$	\$1A	%011010
SCALE		$OP1 := OP1 * \text{int}(2^{OP1})$	\$26	%100110
SGLDIV	single precision division	$OP1 := OP1 / OP2$	\$24	%100100
SGLMUL	single precision multiplication	$OP1 := OP1 * OP2$	\$27	%100111
SIN	sine	$OP1 := \sin(OP1)$	\$0E	%001110
SINCOS	sine and cosine	$OP1 := \sin(OP1); \text{reg. } n := \cos(OP1)$	\$3n	%110nnn
SINH	hyperbolic sine	$OP1 := \sinh(OP1)$	\$02	%000010
SQRT	square root	$OP1 := \text{sqr}(OP1)$	\$04	%000100
SUB	subtraction	$OP1 := OP1 - OP2$	\$28	%101000
TAN	tangent	$OP1 := \tan(OP1)$	\$0F	%001111
TANH	hyperbolic tangent	$OP1 := \tanh(OP1)$	\$09	%001001
TENTOX		$OP1 := 10^{OP1}$	\$12	%010010
TWOTOX		$OP1 := 2^{OP1}$	\$11	%010001

The average execution time of APU instructions is approx. 330  $\mu\text{sec}$ .

## 5.1.5. CONSTANTS

The most important technical constants are already stored in the 68881 math coprocessor. The instruction \$3B (%111011) loads an operand register with one of these constants. Before the invocation of this instruction, the pointer defined in A (index register X, Y or user stack pointer) points to a storage address that contains the number of the desired constant from the following table:

No.	Constant	No.	Constant	No.	Constant	No.	Constant
\$00	P	\$30	$\ln(2)$	\$36	$10^8$	\$3C	$10^{512}$
\$0B	$\log_{10}(2)$	\$31	$\ln(10)$	\$37	$10^{16}$	\$3D	$10^{1024}$
\$0C	e	\$32	$10^0$	\$38	$10^{32}$	\$3E	$10^{2048}$
\$0D	$\log_2(e)$	\$33	$10^1$	\$39	$10^{64}$	\$3F	$10^{4096}$
\$0E	$\log_{10}(e)$	\$34	$10^2$	\$3A	$10^{128}$		
\$0F	0	\$35	$10^4$	\$3B	$10^{256}$		

**Example:** Load operand register 2 with the constant e (No. \$0C).

```
LDAA # $0C          Number of constant
STAA R 0100         Interim storage
LDX# R 0100         Index register X set to constant number
LDAA # %00000010    Register number 2
LDAB # %00111011    Instruction code "load constant"
MAT
```

**Example:** Multiply contents of APU operand registers 1 and 4:

LDAA	#	%00100001	Register numbers of the two internal operands
LDAB	#	%00100011	Instruction code for multiplication = \$23
MAT			

**Example:** Load APU register 2 with 2 byte integer in R 0100, 0101:

LDX#	R	0100	Data source address
LDAA	#	%00100010	Number format and register number
LDAB	#	%10000000	Instruction code for loading / storage = \$00
MAT			

**Example:** Store result in APU register 6 in integer long format (4 bytes) in registers R 0200 to R 0203:

LDX#	R	0200	Destination address
LDAA	#	%00000110	Number format and register number
LDAB	#	%11000000	Instruction code for loading / storage = \$00
MAT			



## 5.2. INTERFACE INSTRUCTIONS (ONLY CP80, PP60 AND NTCP6#)

The following STL instructions support the software operation of interfaces used with the CP80, PP60 and NTCP6#:

<b>SOB</b>	Output character
<b>SIB</b>	Read character
<b>SC</b>	Request interface status
<b>SF</b>	Interface functions (e.g.: initialization)

### 5.2.1. SOB - Output Character

The SOB instruction causes a single character to be output to the serial interface. The interface must have been initialized beforehand (see SF instruction). The character to be output is placed in accumulator A. Accumulator A is not changed by the SOB instruction. After the execution of SOB, the carry flag indicates whether the transmission was successful:

Carry flag = 0	Character output
Carry flag = 1	Output not possible (transmission buffer full)

**Example:**      output of ASCII character "A"

LDAA    #   'A	Transfer the "A" character to accumulator A in the interface routine
SOB	Transmit

## 5.2.2. SIB - Read Character

The SIB instruction reads a single character from the input buffer. The interface must have been initialized beforehand (see SF instruction). After the SIB instruction has been executed the character read is held in accumulator A. If no character is received, the accumulator A is not changed by the SIB instruction. The carry and zero flags indicate whether a character was received or whether an interface error occurred:

C = 0	C = 1	
valid character received and stored in accumulator A	no valid character received	
	Z = 1	Z = 0
	input buffer empty	<div>Transmission error; Accumulator A contains and error code:</div> <div><div><div>7</div><div>0</div></div><div><div>RI</div><div>FE</div><div>PE</div><div>OE</div><div></div><div></div><div></div><div></div></div></div> <div><div>OE</div><div>1 = overrun error</div><div>PE</div><div>1 = parity error</div><div>FE</div><div>1 = framing error</div><div>RI</div><div>1 = receiver interrupted</div></div>

## 5.2.3. SC - Request Interface Status

The SC instruction provides information on the status of the interface and the input / output buffers. The interface must be initialized before the SC function is executed. After the execution of SC the registers (A, B) and the index register contain the following information.

<div><div>A</div><div><div><div>7</div><div>0</div></div><div><div>RI</div><div>FE</div><div>PE</div><div>OE</div><div></div><div></div><div></div><div></div></div></div><div><div>OE</div><div>1 = overrun error</div></div><div><div>PE</div><div>1 = parity error</div></div><div><div>FE</div><div>1 = framing error</div></div><div><div>RI</div><div>1 = receiver interrupted</div></div></div>																<div><div>B</div><div><div><div>7</div><div>0</div></div><div><div>RT</div><div>DC</div><div>DT</div><div>DS</div><div>TE</div><div>TR</div><div>TF</div><div>RR</div></div></div><div><div>RR</div><div>1 = receiver ready</div></div><div><div>TF</div><div>1 = transmitter shift register full</div></div><div><div>TR</div><div>1 = transmitter ready</div></div><div><div>TE</div><div>1 = transmitter empty</div></div><div><div>DS</div><div>Status of DSR input</div></div><div><div>DT</div><div>Status of DTR output</div></div><div><div>DC</div><div>Status of DCD input</div></div><div><div>RT</div><div>Status of RTS output</div></div></div>															
<div><div><div><div>15</div><div>8</div><div>7</div><div>0</div></div><div><div>free characters in output buffer</div><div># of characters in input buffer</div></div></div><div>Index register X</div></div>																															

## 5.2.4. SF - Interface Functions (e.g. Initialization)

The SF instruction is used to:

- initialize an interface
- manually control handshake lines (DTR, RTS)
- clear input or output buffer
- define parameters for transmitting / receiving in block mode
- transmit and receive in block mode
- request block mode status

In addition to operation with the SOB (transmit single character) and SIB (receive single character) instructions, the interface can be operated in block mode. This allows the user to transmit and receive entire data blocks (frames). This function is also necessary to communicate with operator interface panels that have network capability (e.g. BRRT28) or with the mass storage device BRMEC.

The block mode function can only be used if:

- a. The B&R PROgramming SYStem Version 5.0 or a later version is used

or

- b. The system module of an older B&R PROgramming SYStem version was exchanged for a system module version 3.1 or later.



## SF - Initialize Interface

The interface must be initialized before its first use regardless of whether the SOB / SIB (transmit / receive single character) instructions or block mode is to be used. The parameters are:

<div>A</div>		<div><div>70</div><div><div>0</div><div>0</div><div>RS<sub>pp</sub></div><div>RS</div><div></div><div>BAUD</div></div></div>					
<div>RS<sub>pp</sub><sup>1)</sup></div>		<div>1 = RS485 receiver deactivated for operation with the PP60 with RS232 hardware on an interface convertor with RS485 characteristics.</div>					
<div>RS</div>		<div>1 = RS485 mode <sup>2)</sup> 0 = RS422/RS232 mode</div>					
<div>Baud</div>	<div>Baud rate</div>	<div>Baud</div>	<div>Baud rate</div>				
0000	----	1000	1200 Baud				
0001	50 Baud	1001	1800 Baud				
0010	75 Baud	1010	2400 Baud				
0011	110 Baud	1011	3600 Baud				
0100	135 Baud	1100	4800 Baud				
0101	150 Baud	1101	7200 Baud				
0110	300 Baud	1110	9600 Baud				
0111	600 Baud	1111	19200 Baud				

1)

 can be used with system module version 3.8 or higher

2)

 In RS485 mode the transmitter is automatically switched off the bus when no character has been transmitted for 300 msec.

<div>B</div>		<div><div>70</div><div><div>RI</div><div>TI</div><div>SB</div><div>P</div><div>DA</div><div>OE</div><div>DB</div></div></div>						
<div>DB</div>	<div>Data bits:</div>	<div>00 = 5 bit</div>	<div>01 = 6 bit</div>	<div>10 = 7 bit</div>	<div>11 = 8 bit</div>			
<div>OE</div>	<div>Parity</div>	<div>1 = odd</div>	<div>0 = even</div>					
<div>DA<sup>3)</sup></div>	<div>DSR active</div>	<div>1 = inactive</div>	<div>0 = active</div>					
<div>P</div>	<div>Parity on / off</div>	<div>1 = off</div>	<div>0 = on</div>					
<div>SB</div>	<div>Stop bits</div>	<div>1 = 2 stop bits</div>	<div>0 = 1 stop bit</div>					
<div>TI</div>	<div>Transmitter interrupt</div>	<div>1 = enabled</div>	<div>0 = disabled</div>					
<div>RI</div>	<div>Receiver interrupt</div>	<div>1 = enabled</div>	<div>0 = disabled</div>					

3)

 only used with point to point connections (RS232 <=> RS232)

<div>15870</div>		<div>length of output buffer (1 to 255)</div>		<div>length of input buffer (1 to 255)</div>	
<div>Index register X</div>					

## SF - Manual Operation of Handshake Lines and Input / Output Buffers


<div>7 0</div> <div>1 0 0 0 0 0 0 0</div>	LDAA # \$80 SF	Set RTS line to low. <sup>1)</sup>
<div>7 0</div> <div>1 0 0 0 0 0 0 1</div>	LDAA # \$81 SF	Set RTS line to high. <sup>1)</sup>
<div>7 0</div> <div>1 0 0 0 0 0 1 0</div>	LDAA # \$82 SF	Automatic DTR handling on (after Power ON this is always switched off!).
<div>7 0</div> <div>1 0 0 0 0 0 1 1</div>	LDAA # \$83 SF	Set DTR line to low. DTR stays on low until the \$82 instruction switches the automatic DTR handling on again and there is no busy status.
<div>7 0</div> <div>1 0 0 0 0 1 0 0</div>	LDAA # \$84 SF	Clear input / output buffer (reset pointer). Busy status is reset unless it was locked with the instruction \$83.
<div>7 0</div> <div>1 0 0 0 0 1 0 1</div>	LDAA # \$85 SF	Clear input buffer (reset pointer). Busy status is reset unless it was locked with the \$83 instruction.
<div>7 0</div> <div>1 0 0 0 0 1 1 0</div>	LDAA # \$86 SF	Clear output buffer (reset pointer).

<sup>1)</sup> With an RS232 connection to a bus (ECINT1) the DTR line is set with this command.

## SF - Initialize Block Mode

In block mode the user defines an input buffer and an output buffer. For transmission, the respective data block is written into this buffer and the transmission process is begun with the SF instruction. The transmission of the individual characters then occurs automatically, controlled by a timer interrupt routine activated with the user timer interrupt handler \$US2.

Block transmission and receiving can also occur with B&R standard protocol (MININET protocol). This protocol is required, e.g., for communication with a BRRT28 operator interface panel or a BRMEC mass storage device. In this case the entries in the output buffer (the frames) must match the B&R protocol.



*B&R Standard protocol (MININET)*

The following procedure is to be followed for the initialization:

- a. Initialize the block mode transmission with the SF instructions \$90 to \$93. This establishes the following:
  - the start address of the user output buffer
  - a transmission pause after every character
  - whether the RTS line is to be used for the handshake
  - whether a receiver check is to be carried out
  - whether the blocks are to be transmitted in protocol mode
- b. Start the timer interrupt routine with the timer interrupt handler \$US2. The required parameters are automatically determined by the SF invocation above.
- c. Initialize block mode reception with the SF instruction \$98. This establishes:
  - the start address of the user input buffer
  - a timeout for reception

# a. Initialize for Transmission in Block Mode

<div><div>A</div><div><div>7</div><div>0</div><div>1</div><div>0</div><div>0</div><div>1</div><div>0</div><div>0</div><div>MODE</div></div></div>				<div><div>B</div><div><div>7</div><div>0</div><div>PM</div><div>TIME</div></div></div>			
<div><div>MODE</div><div>00</div><div>01</div><div>10</div><div>11</div><div>no</div><div>no</div><div>yes</div><div>yes</div><div>no</div><div>yes</div><div>no</div><div>yes</div></div>				<div><div>PM</div><div>protocol mode on / off (1 = on, 0 = off)</div><div>In protocol mode, the RS485 transmitter is automatically switched off after a transmission block (bus capability)</div></div> <div><div>TIME</div><div>transmission pause after every character (in msec.)</div></div>			
<div><div><div>15</div><div>8</div><div>7</div><div>0</div><div>start address of user output buffer</div></div><div>Index register X</div></div>							

## b. Start UserTimer Interrupt Routine

The user timer interrupt handler \$US2 completes the transmission block mode initialization. The SF invocation described in a. automatically defines the parameters for \$US2.


**Example:** The user interface is initialized for block mode without B&R protocol. The user buffer begins at R 3000. Since the receiver does not avail any handshake lines, the automatic RTS handling is turned off and a two msec. pause is inserted after each character. Baudrate, stop bits and parity need to have been initialized beforehand.

LDX#	R	3000	Start address of user output buffer
LDAB	#	002	2 msec. transmission pause after each character
LDAA	#	%10010000	Autom. RTS handling off, check off
SF			
JSR		\$US2	Start timer interrupt routine


There must be no instruction that changes the contents of index register X or accumulator A between the SF invocation and the start of the timer interrupt routine with JSR \$US2.

## c. Initialize for Receiving in Block Mode

This instruction must be invoked after the initialization of transmission in block mode. It defines the start address of the user input buffer. Repeated invocation of this instruction with various buffer start addresses allows various input buffers to be used alternately.



## SF - Transmit Data in Block Mode




<sup>1)</sup> In protocol mode the number of characters to be sent is specified in the frame and the specification in index register X is ignored.

If the protocol mode is on and the first character in the output buffer is not STX (\$02), then the data block is not sent in protocol mode. This function can be used in order to transmit special characters that are control characters in protocol mode (e.g. \$06).



## SF - Receive Data in Block Mode



The size of the input buffer must be at least 32 characters. It must also be 2 characters larger than the actual data block length. In protocol mode the size of the input buffer is predefined to 255 + 2 characters; i.e., the specification in index register X is ignored and the user must have a buffer region of 255 + 2 characters available.

**Example:** Receive a data block; input buffer size = 128 bytes:


```
LDD    # 00128      size of input buffer
XGDX
LDAA   # $9A        instruction "receive data"
SF
```

## SF - Request Interface Status (\$9F)


This instruction requests information about the state of the interface (only relevant in block or protocol mode).

```
LDAA  # $9F
SF
```

The response depends on whether an error has occurred. If the carry flag = 0 after the invocation of SF, then no error occurred and accumulator B contains the following:




In case of error the carry flag is set after the SF invocation and accumulator A contains an error code:




## 5.2.5. Handshake Techniques

During initialization, the respective interrupts must be set if using transmitter and/or receiver. The following handshake line representations should be differentiated between.


### Point to Point RS232 <=> RS232 (SIB/SOB, Block mode)



### Point to Point RS232 <=> ECINT1 (SIB/SOB, Block mode)



### RS485 (SIB/SOB, Block mode)



Following is a description of all possible connections and different transmitting and receiving operation types. For each type of operation an explanation of how the interface and data lines (hardware) are influenced by data bits DSR<sup>1)</sup>, DTR<sup>2)</sup> and RTS<sup>2)</sup>.

## a) RS232 (RS422) Point to Point

**Interface initialization:** RS Bit = 0 (RS232/422)

### SIB/SOB:

DSR: DSR: inactive: The "busy" signal from the opposite station (DTR set low) is ignored.

DSR active: If the opposite station sends a "busy" signal, up to two more characters can be sent (characters which are already in the interface circuit).

DTR: DTR handling is automatically turned off at power on. DTR handling is switched on with the \$82 command (when the buffer becomes 80% to 90% full the "busy" signal is sent and DTR is set low again). To manually override DTR handling a "busy" signal to the opposite station can be sent with the \$83 command.

RTS: Not used.

### Block mode without protocol:

DSR: Same as SIB/SOB

DTR: Same as SIB/SOB

RTS: RTS is set to high with the command "send data in BM". The RTS line can be set back to low by the \$80 command. The user must pay attention that when all characters have entered the interface buffer and the transfer time is expired the RTS line should be switched back to low. After 300 msec. of no transmission the line is set to low automatically.

### Block mode with protocol:

DSR: Same as SIB/SOB

DTR: Is not maintained (string must fit in the buffer)

RTS: Same as block mode without protocol.

Data format in transmit buffer:



The checksum is calculated by the operating system. Fill bytes are also generated after every \$02 in the data stream.

<sup>1)</sup> see "SF - Interface Initialization"

<sup>2)</sup> see "SF - Manual Operation of Handshake Lines"

## b) RS232 through a Bus Convertor

**Interface Initialization:** RS Bit = 1 (RS485)


### SIB/SOB:

DSR: Not used

DTR: Is not maintained

RTS: If RS485 mode is used with RS232 hardware using a bus convertor, switching between active and passive is done with DTS and the \$80 (DTR low) and \$81 (DTR high) commands. Any external device used must be able to generate an echo byte. The echo byte returned from a bus convertor or an external device must be evaluated by the program (during reading or clearing the receive buffer).

In order to facilitate this function also in the PP60, the RS485 receiver must be deactivated ensuring that TTY, RS232 and RS485 do not affect one another.



### Block mode without protocol:

DSR: Not used

DTR: Not used

RTS: Same principle as SIB/SOB, otherwise the echo byte is handled by the operating system. The bus is active with the "send data in BM" command and when the last echo byte is received is switched back to passive.

**!! NO MANUAL OPERATION !!**

### Block mode with protocol:

Data format in transmit buffer:



otherwise the same as RS232 - Point to point connection

## c) RS485 (Networkable)

**Interface Initialization:** RS Bit = 1 (RS485)

### SIB/SOB:

DSR: Not used

DTR: Is not maintained

RTS: Bus is switched between active and passive with \$80 and \$81 commands. The echo byte must otherwise be evaluated. If no character is sent within 300 msec. the transmitter is switched automatically from the bus.

### Block mode without protocol:

DSR: Not used

DTR: Is not maintained

RTS: The echo byte is handled by the operating system. The bus is switched to active with the "send data in BM" command and to passive by receiving the last echo byte.

**!! NO MANUAL OPERATION !!**

The RS<sub>pp</sub> bit must be 0.

### Block mode with protocol:

DSR, DTR, RTS: Same as block mode without protocol

Data format in transmit buffer



The checksum is calculated by the operating system. Fill bytes are also generated after every \$02 in the data stream.

The RS<sub>pp</sub> bit must be 0.

## 6. APPENDIX

### 6.1. Alphabetical Overview of B&R Mnemonics

+	92	COA	175	LEI	46	SEI	173
++B	95	COB	176	LER	48	SET	169
+B	94	DA	126	LEU	47	SK0	152
+D	96	DB	127	LEY	49	SK1	154
-	98	DEC	125	LR	39	SL	132
SUB	99	DK	177	Lrk	40	SLA	133
- -B	101	DR	128	LRL	41	SLB	134
-B	100	DS	129	LS	45	SLD	135
-D	102	DXR	66	LY	42	SLI	140
=	52	EB	89	LYK	43	SN0	148
=B	53	EIM	90	LYL	44	SNOL	150
=D	54	END	162	MAB	60	SP<	148
=R	55	EXG	68	MAC	62	SP<L	150
=S	57	EXO	88	MBA	61	SP>	148
=Y	56	IA	121	MCA	63	SP>L	150
A*B	105	IB	122	MRS	65	SP0	148
A+B	97	INC	120	MSR	64	SPOL	150
A-B	103	IR	123	NOP	161	SPI	160
ADD	93	IS	124	OB	86	SPU	156
AIM	84	J+	148	OD	85	SR	136
ANS	74	J+L	150	OIM	87	SRA	137
AVB	108	J-	148	PRS	164	SRB	138
AVS	75	J-L	150	PSH	70	SRD	139
B	115	J<=	148	PUL	72	SRE	143
B+R	104	J<=L	150	RET	158	TFR	67
BB	116	JC0	148	RLA	141	TIM	117
BNS	76	JCOL	150	RLB	142	UB	83
BVS	77	K	174	RNS	78	UND	82
CLA	167	LAD	34	RRA	144	VB	110
CLB	168	LB	35	RRB	145	VR	111
CLC	170	LD	36	RST	165	VRK	112
CLI	172	LDK	37	RVS	79	VY	113
CLR	166	LDL	38	SEC	171	VYK	114
CMP	109						

## 6.2. Alphabetical Overview of Motorola Mnemonics

ABA	97	CLI	172	LDK	37	ROR	143
ABX	104	CLR	166	LDL	38	RORA	144
ADCA	93	CLRA	167	LDS	45	RORB	145
ADCB	95	CLRB	168	LDX	39	RST	165
ADDA	92	CMPA	109	LDX#	40	RTS	158
ADDB	94	CMPB	110	LDXL	41	SBA	103
ADD	96	COM	174	LDY	42	SBCA	99
AIM	84	COMA	175	LDY#	43	SBCB	101
ANDA	82	COMB	176	LDYL	44	SEC	171
ANDB	83	CPX	111	LEA!	46	SEI	173
ASL	132	CPX#	112	LEAU	47	SET	169
ASLA	133	CPY	113	LEAX	48	SK0	152
ASLB	134	CPY#	114	LEAY	49	SK1	154
ASLD	135	DAA	177	LSR	136	STAA	52
BCC	148	DEC	125	LSRA	137	STAB	53
BCCL	150	DECA	126	LSRB	138	STAD	54
BCS	148	DECB	127	LSRD	139	STS	57
BCSL	150	DES	129	MUL	105	STX	55
BEQ	148	DEX	128	NOP	161	STY	56
BEQL	150	EIM	90	OIM	87	SUBA	98
BHI	148	END	162	ORAA	85	SUBB	100
BHIL	150	EORA	88	ORAB	86	SUBD	102
BITA	115	EORB	89	PRS	164	TAB	60
BITB	116	EXG	68	PSH	70	TAP	62
BLS	148	INC	120	PSHA	74	TBA	61
BLSL	150	INCA	121	PSHB	76	TFR	67
BMI	148	INCB	122	PSHX	78	TIM	117
BMIL	150	INS	124	PUL	72	TPA	63
BNE	148	INX	123	PULA	75	TSX	64
BNEL	150	JMP	160	PULB	77	TXS	65
BPL	148	JSR	156	PULX	79	XGDX	66
BPLL	150	LDAA	34	ROL	140		
CBA	108	LDAB	35	ROLA	141		
CLC	170	LDD	36	ROLB	142		



## 6.3. Alphabetical Overview of Mathematic Routines

CAF	199	LF2	191
CBCD	210	LIL1	189
CBIN	211	LIL2	189
CBP	218	LIW1	190
CBPP	214	LIW2	190
CBPQ	216	MADD	183
CFA	200	MCMP	230
CFA0	202	MCOP	186
CFEA	204	MDIV	184
CIA	206	MEXG	186
CIA0	208	MHIL	231
CIM	222	MLOL	232
CMI	224	MMUL	184
CPB	220	MSGN	185
CPBQ	217	MSQR	185
FCLR	229	MSUB	183
FCOP	226	RFM1	196
FM2B	197	RFM2	196
FM3B	197	RFM3	196
FM4B	198	SAL	192
FSMB	227	SAW	192
FSMW	228	SFM1	195
LAL1	187	SFM2	195
LAL2	187	SFM3	195
LAW1	188	SFX	194
LAW2	188	SIL	193
LF1	191	SIW	193

## 6.4. Alphabetical Overview of B&R Short Mnemonics

--	99	KA	175
++	93	KB	176
A	93	L	34
C	166	O	85
E	88	P	164
I	52	R	165
J<	148	RL	140
J>	148	RR	143
J0	148	U	82
J1	148	V	109

## 6.5. Index

### A

Absolute addressing	21
Address preselection	13
Addressing modes	12, 17
Direct addressing	19
Extended addressing	21
Immediate addressing	23
Implied addressing	17
Indexed addressing	25
Indirect addressing	30
Negation	32
Relative addressing	29
Arithmetic instructions	233
Arithmetic processor	233

### C

Carry flag	14
Command abbreviation	10
Condition code register	14
CPU types	9
CPU type A	15
CPU type B	15

### D

Direct addressing	19
-------------------	----

### H

Half carry	14
------------	----

### I

IEEE-Format	181
Immediate addressing	23
Implied addressing	17
Indexed addressing	25
Indirect addressing	30
Instruction set 68881	
Arithmetic processor	236
Interface instructions	241
SC - Request interface status	243
SF - Interface functions	244
Block mode initialization	247
Interface initialization	245
Manual operation of handshake lines	
and input / output buffers	246
Receive data in block mode	253
Requesting interface status (\$9F)	254
Transmit data in block mode	252
SIB - Read character	242
SOB - Output character	241
IRQ mask	14

### M

Mathematic routines	179
Mnemonics	10

### N

Negation	32
Negative flag	14
Number formats (APU)	235
Number formats	181
Absolute with sign	182
Single precision floating point	181
IEEE-Format	181
Integer	182

### O

Opcode	12
Overflow flag	14

### R

Relative addressing	29
---------------------	----

### S

Single precision floating point format	181
Syntax	9

### Z

Zero flag	14
-----------	----