Exploring Universal Classical and Quantum Gates through Matrix Decomposition

Theoretical approaches to representing discrete operators as linear state space transformations

Introduction

Universal Classical Gates

Classical logic uses logical operators, called gates, that transform one or more boolean-valued inputs to one or more boolean-valued outputs. For example, the AND gate returns True only when both of it's inputs are True. AND is of the form 2→1, because it takes in two inputs and returns a single output. An operation of two boolean values can be represented by a truth table, with each axis representing each input.

Implementation

In[586]:=

```
(* For Boolean (True or False) - valued functions *)
truthTable[func_, inputName_:"_None"]:=Grid[
  (* Truth Table with Axis Labels *)
{{If[inputName=="_None", If[StringContainsQ[ToString[func], "&"], "func&", func], inputName], "0
  {"0", b2i@func[False,False], b2i@func[True,False]},
  {"1", b2i@func[False, True], b2i@func[True, True]}},
 (* Dividers to seperate inputs and outputs *)
 Dividers→{{2→True}}, {2→True}},
 (* Alligns the input labels to the right *)
Alignment→{Right, Baseline},
 (* Color based on the value of each cell *)
Background→{None, None, Flatten@Table[
  \{b1, b2\}\rightarrow
  If[func[Positive[b1-2], Positive[b2-2]], SetAlphaChannel[Green, 0.5], SetAlphaChannel[Red, 0.
    {b1, {2, 3}},
    {b2, {2, 3}}]}]
(* For Integer Boolean (1 or 0) -valued functions *)
numericalTruthTable[func_, inputName_:"_None"]:=Grid[
 (* Truth Table with Axis Labels *)
 {{If[inputName=="_None", If[StringContainsQ[ToString[func],"&"], "func&", func], inputName], "0"
  {"0", func[0, 0], func[1, 0]},
  {"1", func[0, 1], func[1, 1]}},
 (* Dividers to seperate inputs and outputs *)
 Dividers→{{2→True}}, {2→True}},
 (* Alligns the input labels to the right *)
Alignment→{Right, Baseline},
 (* Color based on the value of each cell *)
Background→{None, None, Flatten@Table[
 \{b1, b2\} \rightarrow
   (func[b1-2, b2-2])SetAlphaChannel[Green, 0.5]+(1-func[b1-2, b2-2])SetAlphaChannel[Red, 0.5],
    {b1, {2, 3}},
    {b2, {2, 3}}]}]
```

Example

In[588]:=


truthTable[And]

Out[588]=

And	0	1
0	0	0
1	0	1

Some gates are able to be composed with themselves to make any other possible gate. These gates are called universal gate.

There are only two universal, classical, $2\rightarrow 1$ gates: NAND (\overline{A}) and NOR (\overline{A}) . For example, here is how the NAND gate can represent the XOR gate with a circuit diagram and code:



```
In[589]:=
        (* Built-In XOR *)
        xor1[a_, b_] := Xor[a, b];
        (* XOR from NAND gates *)
        xor2[a\_, b\_] := (((a \land a) \land (b \land b)) \land (a \land b)) \land (((a \land a) \land (b \land b)) \land (a \land b));
        (* Display Truth Tables *)
        Row[{truthTable[xor1], Spacer[10], truthTable[xor2]}]
Out[591]=
        xor1 0 1
                     xor2 0 1
              0 1
             10
                       1
                          10
```

Here is every gate represented with the built-in function, with only NANDs, and with only NORs:

Universal Function Definitions

Universal NAND Visualization

```
In[610]:=
       Grid[
        Transpose@
         (truthTable[#] & /@# & /@ {{and1, and2, and3}, {or1, or2, or3}, {xor1, xor2, xor3},
             {nand1, nand2, nand3}, {nor1, nor2, nor3}, {xnor1, xnor2, xnor3}}),
        Spacings \rightarrow {3, 2}]
Out[610]=
                     or1|01
                                                 nand1|0 1
                                                                nor1|0 1
       and1 | 0 1
                                  xor1 | 0 1
                                                                              xnor1 | 0 1
        0
            00
                      0
                         0 1
                                    0
                                       0 1
                                                   0
                                                                  0
                                                                     10
                                                                                0
                                                                                    10
            0 1
                                                                              xnor2|01
       and2 0 1
                     or2 0 1
                                  xor2 0 1
                                                 nand2 0 1
                                                                nor2 0 1
            00
                      0
                         0 1
                                    0
                                       0 1
                                                       1 1
                                                                  0
                                                                     10
                                                                                0
                                                                                    10
           0 1
                      1 1 1
                                       10
                                                      10
                                                                     00
                                                                                    0 1
                                                                  1
                                                                                1
                                                                              xnor3|0 1
       and3|0 1
                     or3|01
                                  xor3|01
                                                nand3|0 1
                                                                nor3 | 0 1
                                       0 1
                                                                     10
                                                                                     10
           0 1
                                       10
                                                                     00
                                                                                    0 1
        1
                                                                  1
```

State Vector Representation of Operations

Classical $2\rightarrow 1$ gates are usually considered to be a function with two inputs and one output. However, there is an alternative interpretation of gates as a linear operation on a unit basis vector representing the systems total state. This allows for all operations to be represented as matrix multiplications, and generalizes easily to quantum circuits.

State Vector

■ Let **B** be the set of binary numbers {0,1}.

An n-bit system can be represented with a vector in \mathbb{B}^n , such that each dimension of the vector corresponds to a bit in the state. A gate can be considered to be an association of each input state—of the total 2^n possible states—to a specific output state.

A vector can be constructed in \mathbb{B}^{2^n} so that each dimension corresponds to a possible state. Thus, a unit basis vector of \mathbf{B}^{2^n} represents one singular state. A matrix transforms the ith basis vector e_i to the ith column in the matrix V_i .

For example, in the 4-bit binary system 1011, there are $2^4 = 16$ possible states, so the 16-dimensional state vector representing this system is [0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0].

Note that the state vector of the binary number n (11 in this example) is the basis vector e_n , assuming the vector is indexed from 0.

Gate Application to a State Vector

A matrix $M = [V_0 \ V_1 \ V_2 \ V_3 \ V_4 \ V_5 \ V_6 \ V_7 \ V_8 \ V_9 \ V_{10} \ V_{11} \ V_{12} \ V_{13} \ V_{14} \ V_{15}],$ where $V_i \in \mathbb{B}^{2^n}$, takes the ith basis vector to V_i (i.e., $M \cdot e_i = V_i$).

This means that M can associate each basis vector e_i to a specific output vector V_i , so, by our definition of a gate operation, this matrix can apply any arbitrary gate.

Motivation

The reason for representing gates as matrix multiplication is two-fold:

Firstly, in this representation, all gates are linear transformations, which can be easily composed and reasoned about. A whole circuit, made up of many gate operations, can be simplified to just a single matrix. Thus, the problem of determining whether a set of gates is universal is equivalent to the problem of whether every gate matrix can be decomposed into a product of elements in that set. Secondly, quantum systems exhibit phenomena such as superposition and entanglement, in which a quantum state may be in a linear combination of multiple states at the same time, and in which a full state can not be represented as the tensor product of individual qubit states, respectively. This means that an n-bit quantum state can be represented by a vector on the complex unit hypersphere of \mathbb{C}^{2^n} . The reason it must be on the unit hypersphere is because the magnitude of the vector must be equal to one, which is equivalent to the statement that the sum of the probabilities of the states of a random system is one.

Universal Quantum Gate Sets

TODO

Implementation

Boolean State Vectors

Booleans

Here are a variety of helper functions which convert between bools (b), integers (i), and state vectors (v):

```
In[611]:=
```

```
b2i[b_]:=If[b, 1, 0];
b2i[b_List]:=b2i/@b
b2v[b_]:=If[b, {0, 1}, {1, 0}]
i2v[b_Integer]:=If[b==1, {0, 1}, {1, 0}]
v2i[{v1_Integer, v2_Integer}]:=v1*1+v2*0
```

Tensors and State Construction

A state containing multiple bits is constructed by taking the tensor product of each consecutive bit's

state. tensor takes the tensor product of vectors, and fullState constructs the state vector of a list of boolean values.

In[616]:=

```
tensor[v__] := Flatten[TensorProduct[v]]
fullState[b_List]:=tensor@@i2v/@b
```

Matrix Definitions

Each matrix representing an operation has a different form. For example, the NOT matrix is {{0, 1}, {1, 0}}.

Some matrices are constant and worked out by hand beforehand.

Other matrix operations may need arguments, and so has to be computed. This is done by computing the desired output for each input, then representing the inputs and outputs as state vectors, then constructing the M matrix from each output V_i .


Constant Matrices

In[681]:=

```
I2={{1, 0}, {0, 1}}; (* Identity Matrix *)
matrixNot={{0, 1}, {1, 0}};
matrixCopy={{1, 0, 0, 0}, {0, 1, 0, 0}, {0, 0, 0, 1}, {0, 0, 1, 0}}; (* Depricated for Arbitrary
matrixNand={{0, 0, 0, 0}, {1, 1, 0, 0}, {0, 0, 0, 1}, {0, 0, 1, 0}};
{\tt matrixNor=\{\{0,\ 1,\ 0,\ 0\},\ \{1,\ 0,\ 0,\ 0\},\ \{0,\ 0,\ 1,\ 1\},\ \{0,\ 0,\ 0,\ 0\}\}\};}
```

Here is a visualization of each of those matrices:

In[623]:= ArrayPlot /@ {I2, matrixNot, matrixCopy, matrixNand, matrixNor}



Computed Matrices

Swap switches two bits at positions s1 and s2.

```
In[624]:=
         Vi1[i_, n_, s1_, s2_]:=Module[{bv, sbv},
         bv=IntegerDigits[i, 2, n];
         sbv=fullState[Table[bv[Switch[j, s1, s2, s2, s1, _, j]], {j,n}]]]
         matrixSwap[n\_, \ s1\_, \ s2\_] := Table[Vi1[i, \ n, \ s1, \ s2], \ \{i, \ 0, \ 2^n-1\}]
```

Return reduces the number of bits, thereby creating a smaller subset of the original bits to use as an output.

```
In[626]:=
        Vi2[i_, n_, s1_, s2_]:=tensor@@i2v/@(IntegerDigits[i, 2, n])[Span[s1, s2]]
        matrixReturn[n\_, s1\_, s2\_] := Transpose[Vi2[\#, n, s1, s2]\&/@Range[0, 2^n-1]]
```

For example, here is how a state vector of length 2^5 = 32 is reduced to a single bit state vector:

```
In[628]:=
```

```
matrixReturn[5, 1, 1] // MatrixForm
```

```
Out[628]//MatrixForm=
    1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
```

Expand increases the number of bits, initializing the circuit to a particular state, either of the form matrixZeroExpand[a, b] \rightarrow |ab0000 ...

or

 $matrixRepeatExpand[a, b] \rightarrow |ababab...\rangle$.

In[629]:=


```
matrixZeroExpand[n_, s1_, s2_]:=Module[\{\omega 1, \omega 2, \Omega 1, \Omega 2\},
\omega1=s1-1; \Omega1=2^{\omega}1; (* \omega1 is the number of bits of the input, \Omega1 is the size of the state vector (
 ω2=s2; Ω2=2^ω2;
                        (* \omega 2 is the number of bits of the output, \Omega 2 is the size of the state vector
 Table [Module [ \{V\omega 1, V\omega 2, V\Omega 2\},
  V\omega 1=Integer Digits[i, 2, \omega 1];
  V\omega 2=Join[V\omega 1, ConstantArray[0, \omega 2-\omega 1]];
  V\Omega 2=fullState[V\omega 2];
  V\Omega 2], {i, 0, \Omega 1-1}]]//Transpose
matrixRepeatExpand[n_, s1_, s2_]:=Module[\{\omega 1, \omega 2, \Omega 1, \Omega 2\},
 \omega1=s1-1; \Omega1=2^{\omega}1; (* \omega1 is the number of bits of the input, \Omega1 is the size of the state vector (
                        (* \omega 2 is the number of bits of the output, \Omega 2 is the size of the state vector
 ω2=s2; Ω2=2^ω2;
 Table [Module [ \{V\omega 1, V\omega 2, V\Omega 2\},
  V\omega 1=Integer Digits[i, 2, \omega 1];
  V\omega 2=Flatten[ConstantArray[V\omega 1, [\omega 2/\omega 1]]][;;\omega 2];
  V\Omega 2=fullState[V\omega 2];
  V\Omega 2], {i, 0, \Omega 1-1}]]//Transpose
```

For example, here are the expansion matrices increasing a systems wire count from 2 to 5

In[631]:=

ArrayPlot /@ {matrixZeroExpand[5, 3, 5], matrixRepeatExpand[5, 3, 5]}

Out[631]=



Gates to Matrices

In order to apply a 2-bit gate to a >2-bit system, the matrix cannot be multiplied directly with the state vector of the entire system. Rather, the gate matrix needs to be composed with Identity matrices representing the lack of operations on other bits. The computed matrices, because they are in a shape other than 2² x2², are made in the correct dimension, so they are able to apply to the whole state. Here is how each gate is converted to a matrix:

In[632]:=


```
matrixFormOfColumn[G , n ] :=
  (* M = G[2] *)
  (* S1 = G[1, 1] *)
  (* s2 = G[1, 2] *)
  If[MatchQ[G[[2]], _List], (* For fixed matrices *)
     (* \{\{1\}\}\ needed so that the arg to Kronecker is at least length 2 *)
    KroneckerProduct @@ Join @@ {{{1}}, ConstantArray[I2, G[1, 1] - 1], {G[2]}, ConstantArray[I2
   \label{eq:computed matrix: uses Mtype[n, s1, s2] *} G[[2][n, G[1, 1]], G[[1, 2]]] \ (* Computed matrix: uses Mtype[n, s1, s2] *)
```

For example, here is how the NAND gate is represented when applied to the last two bits of a 4-bit system. The repeating NAND pattern can be seen on the least significant bits, and the diagonal identity pattern can be seen on the more significant bits.

In[633]:=

M=matrixFormOfColumn[{{3, 4}, matrixNand}, 4]//ArrayPlot

Out[633]=



Circuits Implementation

Circuit Application

A circuit is the composition of a set of gates applied to a set of wires. Because each gate is represented by a matrix, application of a gate is equivalent to multiplication of a state vector by a matrix. Because matrix multiplication is associative, all of the matrices of a circuit can be multiplied together into a single total circuit matrix. As most circuits require many more internal wires than input or output wires, a circuit matrix can be precomputed (which will take a relatively large amount of time) and then applied to one or more input state vectors (which will take a relatively small amount of time). Finally, we can convert apply circuit to a logical function which can be displayed. Here is the code that does this, first computing each matrix for each gate, then composing them by multiplication, then applying them to an input state, then creating a logic function from that:

In[675]:=

```
circuitMatrices[circuit_]:= With[{n = Max@Flatten@circuit[All, 1]}, matrixFormOfColumn[#, n]& /@
circuitMatrix[circuit_]:= Dot @@ Reverse @ circuitMatrices[circuit]
applyCircuit[circuit_, state_]:= circuitMatrix[circuit].state
logicFunctionFromCircuit[circuit_]:=(applyCircuit[circuit, fullState[{#1, #2}]] // v2i)& (* Onl
```

Circuit Visualization

Example XOR Circuits

Now that we can create, apply, and visualize a circuit to an input, here are some circuits that perform the XOR gate using only the NAND gate:

In[641]:=

```
XorFromNandGatesCircuit = {
   (* Makes use of SWAP, NAND, and COPY *)
 {{3, 5}, matrixZeroExpand},
 {{2, 3}, matrixCopy},
 {{2, 3}, matrixNand},
 {{1, 2}, matrixSwap},
 {{3, 4}, matrixSwap},
 {{2, 3}, matrixCopy},
 {{2, 3}, matrixNand},
 {{1, 2}, matrixNand},
 {{3, 4}, matrixNand},
 {{2, 3}, matrixSwap},
 {{3, 4}, matrixNand},
 {{4, 5}, matrixCopy},
 {{4, 5}, matrixNand},
 {{5, 5}, matrixReturn}
 };
XorFromNandGatesCircuitNoCopy = {
   (* Longer, but only makes use of SWAP and NAND *)
   {{3, 12}, matrixRepeatExpand},
   {{4, 5}, matrixSwap},
   {{10, 11}, matrixSwap},
   {{1, 2}, matrixNand},
   {{3, 4}, matrixNand},
   {{5, 6}, matrixNand},
   {{7, 8}, matrixNand},
   {{9, 10}, matrixNand},
   {{11, 12}, matrixNand},
   {{4, 5}, matrixSwap},
   {{10, 11}, matrixSwap},
   {{5, 6}, matrixNand},
   {{11, 12}, matrixNand},
   {{2, 5}, matrixSwap},
   {{8, 11}, matrixSwap},
   {{5, 6}, matrixNand},
   {{11, 12}, matrixNand},
   {{6, 11}, matrixSwap},
   {{11, 12}, matrixNand},
   {{12, 12}, matrixReturn}
```

As you can see, if we run these two circuits, we get the same truth table as XOR:


```
In[1207]:=
      numericalTruthTable[logicFunctionFromCircuit[XorFromNandGatesCircuit], "XorWithCopy"]
       (* Takes a really long time to run,
      because large circuits are extremely inefficient. Like it literally will
        take minutes to run a single XOR gate. Do not run this. Seriously. *)
       numericalTruthTable[
        logicFunctionFromCircuit[XorFromNandGatesCircuitNoCopy], "XorWithoutCopy"]
Out[1207]=
      XorWithCopy | 0 1
                 0 1 0
                 101
Out[1208]=
      XorWithoutCopy 0 1
                    101
```


We can visualize these quantum circuits using the quantum circuit diagram from the Wolfram Quantum Framework paclet:

In[1177]:=

Column[{Labeled[circuitPlot[XorFromNandGatesCircuit], "XOR With Copy"], Labeled[circuitPlot[XorFromNandGatesCircuitNoCopy], "XOR Without Copy"]}, Spacings → 5]

Out[1177]=





For the smaller XOR circuit which uses copy, we can easily visualize the matrices that make up the circuit:

The first and last matrices are not square, because they setup and measure the state vector, respec-


The interior gate matrices are usually mostly on the diagonal, because they are composed of many


identity matrices but only one gate matric.

In[646]:=

ArrayPlot /@ circuitMatrices[XorFromNandGatesCircuit]








Here is the composition of all of the interior matrices:

In[1205]:= ArrayPlot @circuitMatrix[XorFromNandGatesCircuit[2;; -2]]




And here is the final composition of all the matrices, which makes a matrix representation of XOR:

In[1209]:=

ArrayPlot @circuitMatrix[XorFromNandGatesCircuit]

Out[1209]=



Universal Gates

Classical

Classical Definition

A set of gates is universal if, for all possible 2x2 gates T, there exists an equivalent circuit with some number of wires w and some number of gates m such that the columns c_i of the circuit apply a gate to wires λ_1 through λ_2 . For-

mally,-

 S_a is a set of universal gates iff

$$\forall \left\{ T \in \mathbb{B}^{4 \times 4} \mid \forall T_i \in T, \ T_i \in \left\{ e_1, \ e_2, \ e_3, \ e_4 \right\} \text{ of } \mathbb{B}^4 \right\} \exists \ w \in \mathbb{N}, \ m \in \mathbb{N} \mid P_{2^w \times 4} \times \left(\left(c_1 \times c_2 \dots c_m \right) \mid c_i \in \left\{ I_2^{\otimes \lambda_1} \otimes G \otimes I_2^{\otimes \lambda_2} \ \forall \ \lambda_1 \in \mathbb{N}, \ \lambda_2 \in \mathbb{N} \mid G \in S_G \land \lambda_1 + 2 + \lambda_2 == w \right\} \right) \right) \times R_{4 \times 2^w} == T$$

where P and R are state preparation and reduction matrices, respectively.

Quantum Definition

Very similar to the classical definition, but with a few requirements for quantum gates and the possibility of complex unit vectors. Thus,

 S_q is a set of quantum universal gates iff $\forall \{T \in \mathbb{C}^{4\times 4} \mid \forall T_i \in T, ||T_i|| == 1\} \exists w \in \mathbb{N}, m \in \mathbb{N} \mid P_{2^w \times 4} \times ,$ $\left(\left(c_{1}\times c_{2}\dots c_{m}\right)\mid c_{i}\in\left\{I_{2}^{\otimes\lambda_{1}}\otimes G\otimes I_{2}^{\otimes\lambda_{2}}\,\forall\,\lambda_{1}\in\mathbb{N},\;\lambda_{2}\in\mathbb{N}\mid\,G\in\mathcal{S}_{G}\wedge\lambda_{1}+2+\lambda_{2}==w\right\}\right)\right)\times R_{4\times2^{w}}==T$ where P and R are state preparation and reduction matrices, respectively.