Architecture & Components & -

# Embedded gystem.

1 @ Steps of Embedded System Dinger Procum. Requirements F. Bottom-up derign.

stept: Top-down Derign The most abstract duription of the system and conclude with concrete details. Brottom-up dingne steps are shown in the figure as dashed line arrows. During the dinger process we have to consider the major goals of the design such as

@ Have focturing cost

· Performance

Power consumption.

etep 2: Requirement 8

Generally requirement proceeds in two phase:

1) that gather an informal description from the customers

(i) swondly, sefine the requirement into a specification that contains enough information to begin designing the

Requirements may be functional or non-functional. He Typical non-functional requirements in clude:

- Performance

- physical weight of size.

step 3. Derign the System auchitecture.

The architecture of an embedded eystem depends on:

- (i) whether the gystem is real time.
- (ii) whether 08 needs to be embedded.
- (iii) Cost, size, power consumption etc.

#### step 4: select the OS

- If operating system we can select, O'Real time OB OKL RTLINUX, YRTX etc.
- (ii) Nonreal os systems leke windows. etc.

step 5: choose the development Platfoars.

The development platforms of an embedded system include the following:

- The hardware platform.
- (i) operating system.
- (ii) The development tools.
  - The programming language

sty 6: Choosing the Hw components

The component effort builds those components in conformance to the architecture and specification. The components will in general include both Ww & Sow modules

Slip 7: Deriggung Ho & slow comp.

The component design effort build those components in conformance.

8top 8: System Integration

Only after the components are built does one have the eatisfaction of putting them together and suing a working system integration and sustem. Pages our typically found dwing system integration and good planing can help us find the bayes quickly.










Fig. Block diagram for the movingmap




chivity


(1)(6)











- (b) Soper Loop Based Approach
- The approach is applied for the applications that are not time critical and the response time is not so
  - & similar to the conventional procedural programmuse, where the code is executed tack by task.
  - Tank beted at the top of the pragram code is executed first and task below the first task are executed after completing the first task.


Chisty



- 1) Configure the common parameter and perform Entialization for vascious Was components mimogy, registore etc.
- (i) start the first task of execute it.
- (iii) Execult the second took.
- ( Execute the next took.
- (vii) Jump back to the first test & follow the same flow.
- This type of olinger is deployed in low-cost embedded. this aday electronic video game this type of firmwork with or unline design approach. It will preform the task untill or unline the stop operation is performed.
- (4) @ Soure file to object file translation Translation of assembler.

  performed by assembler.
  - the ansemblers for different assembles form multiple
  - The anemowers for auglicum assembles from multiple and it is common that market for the same rendons are available in the market for the same

· some assemblows are supplied by single render only.



- @ Each source module is written in arrembly and is isne or com file
- @ Each file can be assembled appealely to examine the eyntax errors would incorrect anumbly contractions.
- Du assembling of early the file a corresponding object file is ovaled with objection.
- Absolute address allocation is done at absolute object file creation stage
- @ Each module can shave variables and subnoutine among
- Exporting a variable from a module is done of dule.

  delaving that variable as public in source module.
  - @ white amendag a module, on eving vorreble wills keywood EXTEN, amens Her understand that Ilux vociables or function come from an external module and of proceeds amembling the entire module.
- (6) @ Types of Hus generated on Gross compiler. the recoions files generated during cases compilation are.
  - 1 List File
  - (1) Preprocusor of file
  - (3) Her File (. hux).
  - 1 Nap Lile.
  - 3 Object file Cobj).



### (1) List file ( . let file)

@ General ed at this time of cross compilation.

@ costain information about cross compilation process like

- Gross compiles details
- Formatted source text.
- Assembling wide generated fown the source file.

- Symbol Pable.

# 1 Pre procuson of file

contains preprio curror of for the preprocessor inst.

The file is used for vailing the operation of mayors of conditional prepriors for directions is a

File extension is own compiler dependent.

## (P) Her file

- The hex file is an ASCII text file with lines of text that follow the lutel Hex file format.
- @ Intel Her files are often used to transfer the program and data that would be shored in a ROM.

### @ Object file veated untains realls cated water. ( Map files i've; their location in numery is not fixed.

What is the responsibility of list ken to lisk these object modules. These files are used to keep the information of linking & locating prous. Map files use extension. H, HH depends on linker or leader.



#### Object Files

- 1 It is the lowest level file format for any platform.
- @ Cross compiliry each source module converts the various embedeled instruction of other directives present in the module to an object cobj) file.
- @ OMFI FOMF 2 are the 2 object files supported by usi Boom compiler.


# (6) 6 code Revors a Engineering

Using code revouse engineering we can what fy the technology behind the officient for machine. Revoue engineering is the process of understanding the Enformation technology behind a product by extracting the Enformation from the finished product.

Reverse enginering is performed by "hawkers" to request.
The technology behind the proprietary product. though most of the product employ code memory protection,
if it may be possible to break the memory protection
if read the under memory, it can easily be converted
into describly code wring object examples program
into describly code wring object examples program
into describly code wring



@ FCFS. (a)



(1)

(a) (b) ECFS.


P5 P4 P8 P2 P1 27

avg. waiting time = 
$$0+3+12+13+19 = 9.4 \text{ ms}$$
.

avg. turn cowand time =  $3+12+13+19+27 = 14.8 \text{ ms}$ .

(9) (a) Priority based

(7) (7) Round Robin (75 2).



- (9) (a) Procenon Trends

  - System on chip-System in Package
  - Multicare processor/ Chip level multiprocessor.
  - Reconfigurable processor.
  - ( ) System on chip
- -> It makes a system on a chip.

  -> Whitiple functions can be performed on this chip.
  - -> Eq: a iMX31.
  - -) Advantages -> Save board space.
    - -> Leads to concept miniaturization.
  - -> In this sub systems are assumbled into a single parkage. (i) System in Packages
    - -> It is charactorized by one or more ice of old. functionalities which may include massive components anembled into a single package that functions as a
      - system. · Reduced time to market. . Reduced vizing.

- (10) Chipland multiprocursor
- -> la cosposates multiple use procursor on the same chip.
- works on the same clock forequery supplied to the chip.
- -> eq: ARM Costex-4 provides 4 symmetrice multicore.

### (10) Reconfigurable processors

- -) It is a multir mioro contraller or procusor with reconfigurable
- -> 800 has to be configured to the req. functionality though sow support at the time of witialization.

#### Embedoled 0s trunds

- Most embedded or try to implement virtualization concept.
- -> they adopt micro kernel architectures where only placed is essential remaining appears as services and placed is the usur space.
  - -> there are os customized for the polts. eq: Ms Embeedded Os.
- (9) (5) The duision of choosing an Rros for an embedded design is very crucial. A lot of factors weeks to be analyzed carefully before making or decision on the selection of RTOS. These factors can be either functional or non functional.

functional Regulziments

- Processor support
- Demogra requirement.
- Resul & Interrupt Letery @ Inter process communication.
- @ Modularization support.



@ Support ofor Medowsking of Communication.

@ Doublopment Language Support.

Non fautional requirement

-) custom developed

-> pevelopment of debugging tools availability

-> Ease of use

-> After sales.