# **Analysis Report**

# jacobi\_gpu2(int, double, int, double\*, double\*, double\*)

Duration	32.8 µs
Grid Size	[ 63,63,1 ]
Block Size	[ 16,16,1 ]
Registers/Thread	26
Shared Memory/Block	0 B
Shared Memory Executed	0 B
Shared Memory Bank Size	4 B

## [0] Tesla V100-SXM2-32GB


GPU-716a9097-dd3b-c568-7482-6fb712b41563
7.0
1024
2048
48 KiB
96 KiB
65536
65536
[ 2147483647, 65535, 65535 ]
[ 1024, 1024, 64 ]
64
32
31.334 TeraFLOP/s
15.667 TeraFLOP/s
7.834 TeraFLOP/s
80
1.53 GHz
true
4
32
898.048 GB/s
31.719 GiB
64 KiB
6 MiB
5
3
8 Gbit/s
16

# 1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "jacobi\_gpu2" is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

#### 1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "Tesla V100-SXM2-32GB" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Device memory.



#### 2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the device memory.

#### 2.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern. The analysis is per assembly instruction.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

#### 2.2. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization					
Shared Memory							
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Shared Total	0	0 B/s	Idle	Low	Medium	High	Max
L2 Cache							
Reads	661110	606.141 GB/s					
Writes	293872	269.437 GB/s					
Total	954982	875.578 GB/s	Idle	Low	Medium	High	Max
Unified Cache			13.10		, , , , , , , , , , , , , , , , , , , ,		7.1607
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Global Loads	1470863	1,348.565 GB/s					
Global Stores	282000	258.553 GB/s					
Texture Reads	494733	1,814.39 GB/s					
Unified Total	2247596	3,421.507 GB/s	Idle	Low	Medium	High	Max
Device Memory							
Reads	504037	462.128 GB/s					
Writes	269377	246.979 GB/s					
Total	773414	709.107 GB/s	Idle	Low	Medium	High	Max
System Memory			1010	2011	T Todiam	111911	1107
[ PCIe configuration: Gen3 x16	, 8 Gbit/s ]						
Reads	0	0 B/s	Idle	Low	Medium	High	Max
Writes	5	4.584 MB/s	Idle	Low	Medium	High	Max

#### 2.3. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.

## 3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.


#### 3.1. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	irid Size: [ 63,	63,1 ] (3969	blocks) Blo	ck Size: [ 16	,16,1 ] (256 thr
Occupancy Per SM								
Active Blocks		8	32	0 3 6	9 12	15 18	21 24	27 30 32
Active Warps	55.95	64	64	0 7	14 21	28 35	42 49	56 6 <b>6</b> 4
Active Threads		2048	2048	0 256	512 768	3 1024 1	.280 1536	1792 2048
Occupancy	87.4%	100%	100%	0%	25%	50%	75%	100%
Warps								
Threads/Block		256	1024	0 128	256 384	512	640 768	896 1024
Warps/Block		8	32	0 3 6	9 12	15 18	21 24	27 30 32
Block Limit		8	32	0 3 6	9 12	15 18	21 24	27 30 32
Registers								
Registers/Thread		26	65536	0 8192	16384 2457	76 32768 40	0960 49152	57344 65536
Registers/Block		8192	65536	0	<b>1</b> 6k	32k	48k	64k
Block Limit		8	32	0 3 6	9 12	15 18	21 24	27 30 32
Shared Memory								
Shared Memory/Block		0	98304	0	32k		64k	96k
Block Limit		0	32	0 3 6	5 9 12	15 18	21 24	27 30 32

#### 3.2. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.




#### **Varying Register Count**




Registers Per Thread





#### 3.3. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



#### 4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

#### 4.1. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

#### 4.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



#### 4.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



#### 4.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

