Analysis Report

d_gpu6(int, int, int, double*, double*, double*)

Duration	162.764 ms (162,764,138 ns)
Grid Size	[256,256,1]
Block Size	[16,16,1]
Registers/Thread	32
Shared Memory/Block	4 KiB
Shared Memory Executed	32 KiB
Shared Memory Bank Size	4 B

[1] Tesla V100-PCIE-16GB


GPU-3c0567e0-df48-17c8-759b-baa355bbbcf3
7.0
1024
2048
48 KiB
96 KiB
65536
65536
[2147483647, 65535, 65535]
[1024, 1024, 64]
64
32
28.262 TeraFLOP/s
14.131 TeraFLOP/s
7.066 TeraFLOP/s
80
1.38 GHz
true
4
32
898.048 GB/s
15.752 GiB
64 KiB
6 MiB
7
3
8 Gbit/s
16

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "d_gpu6" is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "Tesla V100-PCIE-16GB" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Texture memory.



2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the shared memory.

2.1. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memories with high bandwidth utilization.


Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.



2.2. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the

diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.

3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.


3.1. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Siz	e: [2	56,256	5,1](6	5536 b	locks) Blocl	< Size:	[16,1	.6,1] (25
Occupancy Per SM													
Active Blocks		8	32	0	3	6	9 12	15	18	21	24	27	30 32
Active Warps	63.86	64	64	0	7	14	21	28	35	42	49	56	664
Active Threads		2048	2048	0	256	512	2 76	8 10)24	1280	1536	179	2048
Occupancy	99.8%	100%	100%	0%		25	%	5	0%		75%	, D	1009
Warps													
Threads/Block		256	1024	0	128	256	5 38	4 5	12	640	768	89	6 1024
Warps/Block		8	32	0	3	6	9 12	15	18	21	24	27	30 32
Block Limit		8	32	0	3	6	9 12	15	18	21	24	27	30 32
Registers													
Registers/Thread		32	65536	0	8192	1638	34 245	76 32	768 4	10960	49152	2 573	44 65536
Registers/Block		8192	65536	0	16k 3				32k 48k			64k	
Block Limit		8	32	0	3	6	9 12	15	18	21	24	27	30 32
Shared Memory													
Shared Memory/Block		4096	98304	0	32k				64k				96k
Block Limit		24	32	0	3	6	9 12	15	18	21	24	27	30 32

3.2. Occupancy Charts


The following charts show how varying different components of the kernel will impact theoretical occupancy.




Varying Register Count




Registers Per Thread





3.3. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



7

4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized.

4.1. Kernel Profile - Instruction Execution

The Kernel Profile - Instruction Execution shows the execution count, inactive threads, and predicated threads for each source and assembly line of the kernel. Using this information you can pinpoint portions of your kernel that are making inefficient use of compute resource due to divergence and predication.

Examine portions of the kernel that have high execution counts and inactive or predicated threads to identify optimization opportunities.

Cuda Fuctions:

d gpu6(int, int, int, double*, double*, double*)

Maximum instruction execution count in assembly: 134217728

Average instruction execution count in assembly: 87204650

Instructions executed for the kernel: 7935623168

Thread instructions executed for the kernel: 253939941376

Non-predicated thread instructions executed for the kernel: 253889609728

Warp non-predicated execution efficiency of the kernel: 100.0%

Warp execution efficiency of the kernel: 100.0%

Source files:

/zhome/a8/6/114633/hpc/week3/ass3/hpc-gpu/mattmult/matmult_gpu6.cu

4.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



4.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



4.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

