Chue Zhang December 15

# Final LAB

Chue Zhang

Csc343 Fall 2021

Professor Gertner

Due Date: December 15<sup>th</sup>,2021 by 12:00pm

Chue Zhang December 15

# Contents

ntroduction:	3
Objective:	
Specifications:	5
Code:	б
Simulations:	13
Conclusion:	20

Chue Zhang December 15

#### Introduction:

This is the final take home test to be done with one computing device by Chue Zhang in the FALL semester of 2021 with professor Izidor Garter belt. My goal for this final Lab is to extend upon the ALU that I have previously created to run multiple instructions that are stored inside a data memory which we will then feed into the instruction memory to process.

Chue Zhang : Objective December 15

# Objective:

The objective of this final lab is to show that my program can perform multi-step instructions, for example a data memory that stores 3 different instructions and runs them all. Ooh, black and yellow! Let's shake it up a little. We will not be using any bitwise operations and only using store word, load word and add operation that we have previously created. Barry! Breakfast is ready! Coming! Hang on a second. Hello.


Chue Zhang: Specifications

December 15

# Specifications:

What I will be doing is I will be loading an instruction from the data memory, incrementing the program counter by 4 so that we know what to read next in the data memory. With the current data instruction, I then feed it into the instruction memory and get a n instruction, then feed it into the instruction register to get my instructions. Later I will process this instruction and get my output. This process is repeated however many times are there are instructions as you will see below


#### Code:



Data memory ram

```
B
C:\Users\czhan\Desktop\ZHANG_dataMem_init_12142020.mif - Notepad++
                                                                                                                                                                             o
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
EZHANG_InstructMem_12142020.mif ☑ EJZHANG_dataMem_init_12142020.mif ☑
 1 -- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
  2 -- Your use of Altera Corporation's design tools, logic functions
 3 -- and other software and tools, and its AMPP partner logic
 4 -- functions, and any output files from any of the foregoing
  5 -- (including device programming or simulation files), and any
 6 -- associated documentation or information are expressly subject
 7 -- to the terms and conditions of the Altera Program License
  8 -- Subscription Agreement, the Altera Quartus Prime License Agreement,
  9 -- the Altera MegaCore Function License Agreement, or other
 10 -- applicable license agreement, including, without limitation,
 11 -- that your use is for the sole purpose of programming logic
 12 -- devices manufactured by Altera and sold by Altera or its
 13 -- authorized distributors. Please refer to the applicable
 14 -- agreement for further details.
 16 -- Quartus Prime generated Memory Initialization File (.mif)
 18 WIDTH=32;
 19 DEPTH=256;
 21 ADDRESS RADIX=UNS;
 22 DATA RADIX=HEX;
 24 CONTENT BEGIN
       0 : 00000000;
            : 00000003;
       2 : 00000005;
            : 00000007;
 29
        4 : 00000009;
                0000000B;
                 0000000D;
            : 0000000F;
                00000003;
                0000001B;
        10 : 0000000B;
 36
        11 : 00000002;
        12 :
                0000003C;
        13 : 0000005F;
        14 : 00000060;
 39
 40
        15 : 00000029;
 41
        16 : 00000005;
        17 : 00000023;
 42
 43
        18 : 00000007;
        19 : 00000032;
 45
        [20..255] : 00000000;
    END;
                                                                                                             length: 1,478 lines: 47 Ln: 1 Col: 1 Pos: 1 Windows (CR LF) UTF-8
```

Data memory mif in increments of 4




Instruction memory ram

```
C:\Users\czhan\Desktop\ZHANG_InstructMem_12142020.mif - Notepad++
                                                                                                                                                                              О
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?


    ZHANG_InstructMem_12142020.mif 

  1 -- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
  2 -- Your use of Altera Corporation's design tools, logic functions
  3 -- and other software and tools, and its AMPP partner logic
  4 -- functions, and any output files from any of the foregoing
  5 -- (including device programming or simulation files), and any
  6 -- associated documentation or information are expressly subject
  7 -- to the terms and conditions of the Altera Program License
 8 -- Subscription Agreement, the Altera Quartus Prime License Agreement,
  9 -- the Altera MegaCore Function License Agreement, or other
 10 -- applicable license agreement, including, without limitation,
 11 -- that your use is for the sole purpose of programming logic
 12 -- devices manufactured by Altera and sold by Altera or its
 13 -- authorized distributors. Please refer to the applicable
 14 -- agreement for further details.
 16 -- Quartus Prime generated Memory Initialization File (.mif)
 19 DEPTH=32;
    ADDRESS RADIX=UNS;
    DATA RADIX=BIN;
        -- Load Instruction load six value from data memory
         -- in reg[1] value is intialized to 4
                1000110000100010000000000000000110; --by adding to 6 to reg[1], data load from address 10 and store in to reg[2]
                10001100001000110000000000000111; --by adding to 7 to reg[1], data load from address 11 and store in to reg[3]
                29
                100011000010010000000000000001100; --by adding to 12 to reg[1], data load from address 16 and store in to reg[5]
                100011000010011000000000000001110; --by adding to 14 to reg[1], data load from address 18 and store in to reg[6]
        5 : 100011000010011100000000000000000; --by adding to 2 to reg[1], data load from address 6 and store in to reg[6]
         -- Addition Instruction summing six
                0000000001000011010000000000000; --Add reg 2 to reg 3 and store into reg 8
 36
                000000010000100010001000000000000; --Add reg 8 to reg 4 and store into reg 8
                000000010000010101000000000000000; --Add reg 8 to reg 5 and store into reg 8
               00000001000001100100000000000000; --Add reg 8 to reg 6 and store into reg 8
        10 : 0000000100000111010000000000000; --Add reg 8 to reg 7 and store into reg 8
 41
         --Store Instruction
        11 : 10101100001100000000000000010101;--store reg 8 into address 4+21
 42
        [12..31] : 0;
 44 END;
 45
                                                                                                              length: 2,431 lines: 45
                                                                                                                                Ln:1 Col:1 Pos:1
                                                                                                                                                           Windows (CR LF) UTF-8
```

Instruction memory mif



RAM with basic instructions




PC


```
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_NOVEMBER10_ALU\ZHANG_32bitMUX.vhd - Notepad++
                                                                                                                                                                           - o ×
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
E Chen_RegMUX_11252020.vhd ☑ E ZHANG_32bitMUX.vhd ☑
 1 library ieee;
2 use ieee.std_logic_1164.all;
 4 pentity ZHANG_32bitMUX_11252020 is
 5 port(
            S: in std_logic;
A, B: std_logic_vector(31 downto 0);
0: out std_logic_vector(31 downto 0));
 9 end ZHANG_32bitMUX_11252020;
 11 parchitecture arch of ZHANG_32bitMUX_11252020 is
 13 ⊟begin
        0 <= A when S = '1' else
                B when S = '0' else
                 (others => 'X');
 16 end arch;
                                                                                                              VHSIC Hardware Description Language file
```

### Simulations:


I will be performing a series of add operations of 1 + 1 of instructions that were stored in the data memory and instruction memory ram vdhl files. Every time an instruction is performed, the program counter is incremented by 4 as you will be able to see below in the simulations section

#### PC:







This is the first instruction of 1 + 1, if you look at the result, 2 is outputted then stored into the  $2^{nd}$  register slot




This is the second instruction which adds the 2<sup>nd</sup> register slot with 1 then stores the result into the 3<sup>rd</sup> register slot



This is the 3<sup>rd</sup> instruction and what happens is 3<sup>rd</sup> register + 1 is performed then written into the 4<sup>th</sup> register slot



This is the 4<sup>th</sup> instruction where we perform 4<sup>th</sup> register slot + 1 and then we store it in the 5<sup>th</sup> register slot



Lastly, for the last instruction, we perform 5<sup>th</sup> register slot + 1 and then store it in the 6<sup>th</sup> register slot

Chue Zhang: Conclusion December 15

### Conclusion:

In conclusion, I have learned about using program counters, instruction memory, data memory and how to store and load those data. This is a very interesting process, and I am grateful for have learnt more about this.