Laboratory Project 2: Comparators Zhang Chue

9/1/2021

Cs343/Cs342, Professor Isidor Gertner

Task 0: 1-bit comparator, Chue Zhang

```
B
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_SEPTEMBER1_equal.vhd - Notepad++
                                                                                                                                                  - o ×
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?

    ☐ ZHANG_SEPTEMBER1_equal.vhd 

    Library ieee;
use ieee.std_logic_1164.all;
 end ZHANG_SEPTEMBER1_equal;
VHSIC Hardware Description Language file
                                                                                                               Ln:14 Col:84 Pos:511
                                                                                              length: 608 lines: 16
                                                                                                                                    Windows (CR LF) UTF-8
```

In here is the 1-bit comparator VHDL code that is unoptimized

Task 0: 1-bit comparator, Chue Zhang


```
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_SEPTEMBER1_test_equal.vhd - Notepad++
                                                                                                                                                                                                                                                                  - o ×
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 ZHANG_SEPTEMBER1_equal.vhd ☑ ☐ ZHANG_SEPTEMBER1_test_equal.vhd ☑
         library ieee;
         use ieee.std_logic_ll64.all;
   4 Pentity ZHANG_SEPTEMBER1_test_equal is 5 end ZHANG_SEPTEMBER1_test_equal;
       Harchitecture ZHANG_SEPTEMBER1 arch_test of ZHANG_SEPTEMBER1_test_equal is component ZHANG_SEPTEMBER1_equal
   10 port ( ZHANG_SEPTEMBER1_IO, ZHANG_SEPTEMBER1_II : in std_logic;
                 ZHANG_SEPTEMBER1_Eq : out std_logic);
        end component;
        signal ZHANG_SEPTEMBER1_p1, ZHANG_SEPTEMBER1_p0, ZHANG_SEPTEMBER1_pout : std_logic;
        signal error : std logic := '0';
         uut: ZHANG_SEPTEMBER1_equal port map (ZHANG_SEPTEMBER1_IO => ZHANG_SEPTEMBER1_pO, ZHANG_SEPTEMBER1_I1 => ZHANG_SEPTEMBER1_p1, ZHANG_SEPTEMBER1_eq => ZHANG_SEPTEMBER1_pout);
        ZHANG_SEPTEMBER1_p0 <= '1';
ZHANG_SEPTEMBER1_p1 <= '0';
        wait for 1 ns;

if (ZHANG_SEPTEMBER1_pout = '1') then
        error <= 'l';
-end if;
        wait for 200 ns;
ZHANG SEPTEMBER1 p0 <= '1';
        ZHANG_SEPTEMBER1_p1 <= '1';
        wait for 1 ns;

if (ZHANG_SEPTEMBER1_pout = '0') then
       cif (ZHANG SEPTEMBER1_pout =
    error <= '1';
end if;
wait for 200 ns;
ZHANG_SEPTEMBER1_p0 <= '0';
ZHANG_SEPTEMBER1_p1 <= '1';
wait for 1 ns;</pre>
        if (ZHANG_SEPTEMBER1_pout = '1') then
       error <= 'l';
-end if;
wait for 200 ns;
ZHANG_SEPTEMBERI_p0 <= '0';
ZHANG_SEPTEMBERI_p1 <= '0';
☐if (error = '0') then
              report "No errors detected. Simulation successful" severity failure;
        else
        report "Error detected" severity failure;
-end if;
        -end process;
-end ZHANG_SEPTEMBER1_arch_test;
VHSIC Hardware Description Language file
                                                                                                                                                                       length: 1,508 lines: 56
                                                                                                                                                                                                      Ln:1 Col:1 Pos:1
                                                                                                                                                                                                                                            Windows (CR LF) UTF-8
```


This here is the VHDL code for the test bench of the 1-bit comparator

Task 0: 1-bit comparator, Chue Zhang




Verification of correctness through the use of test bench. In VHDL code, there is an arrow pointing to the line stating that there were no errors detected.

Task 1, Chue Zhang




I first create a new file for the 2-bit comparator




I double click the file and begin writing my VHDL code as seen on the right

Task 1: 2-bit Comparator, Chue Zhang




I select the two bit comparator VHDL file and right click \rightarrow compile \rightarrow compile selected. At the bottom it should show GREEN with no errors stating that the VHDL file was compiled successfully


Task 1: 2-bit Comparator, Chue Zhang



In this figure, what is shown is the waveform model for testing the inputs 00,00 which shows the appropriate output



I am now going to create a new file for the test bench



Over here, I have the written test bench code and I will now proceed to compile to check for correctness in code.

```
S
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_SEPTEMBER1_test_two_bit_equal.vhd - Notepad++
                                                                                                                                                                                                                                                                                                                                                                                                                                    - 0 X
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?

    ZHANG_SEPTEMBER1_test_two_bit_equal.vhd 

        hibrary issu;
use issue.atd_logic_1164.all;
        wentity NAMES SEPTEMBER! test two bit equal is went NAMES SEPTEMBER! test two bit equal;
         ZUME SEPTIMENT PO C= "CO";
ZUME SEPTIMENT PI C= "CO";
         wait for 1 no;
s if (NAMAL SEPTEMBER) pout = '0') than
NAMAL SEPTEMBER] error 0 '1')
wait for 200 nm;
          ZHANG SKPTHMORKL på <= "01";
ZHANG SKPTHMORKL på <= "00";
         wait for 1 ns;
s if (20006; 2007000001, post = '1') then
20006; 2007000001, error 0= '1')
-end id;
wait for 200 ns;
          ZHANG SKIPHIMISOKI på e= "01";
ZHANG SKIPHIMISOKI på e= "11";
          wait for 1 ns;
s if (ZMAG_SKYTHREEKI_post = '1') than
ZMAG_SKYTHREEKI_error 0= '1';
=end id)
wait for 200 ns;
           ZHANG_SKPHIMHORI_p0 d= "11";
ZHANG_SKPHIMHORI_p1 d= "00";
          ZHANG_SKPHIMHHORI_p0 d= "11";
ZHANG_SKPHIMHHORI_p1 d= "11";
          wait for 1 ms;

0 if (ZNANG SEPTEMENT) post = "0") then

ZNANG SEPTEMENT error 0= "1";

= sent if)

wait for 200 ms;
           ZHANG_SKPHIMHORI_p0 <= "10";
ZHANG_SKPHIMHORI_p1 <= "11";
          ZHANG_SKPYNMENORI_p0 <= "10";
ZHANG_SKPYNMENORI_p1 <= "10";
          wait for 1 mm;

a if (ZMANG SECTIONISE) pout = '0') then

ZMANG SECTIONISE) error d= '1';
          ZHANG SEPTEMBER DE 00 "11";
ZHANG SEPTEMBER DE 00 "01";
          wait for 1 ms;

a if (DUNG SEPTEMBER] post = '1') than


ZHANG SEPTEMBER] error 0= '1';

-and if)

wait for 200 ms;
                                                                                                                                                                                                                                                                               | length: 2,480 | lines: 103 | Ln: 1 | Col: 1 | Pos: 1 | Windows (CR LF) | UTF-8 | INS
VHSIC Hardware Description Language file
```


This is the entire code in a screen shot

Task 1: 2-bit Comparator, Chue Zhang




Compilation successful, will proceed to simulation on model sim

Task 1: 2-bit Comparator, Chue Zhang




In modelsim I add the waves by pressing right click → add wave

Task 1: 2-bit Comparator, Chue Zhang




Appropirate waves have been added and I proceed to run-all


Task 1: 2-bit Comparator, Chue Zhang




I press run all and there is no errors created so test bench is successful.



I am now going to create a new VHDL file for 8 bit comparator $\,$




This is the vhdl code created for the eight bit comparator that I have written




I compile with success as shown in the textbox at the bottom of the figure

Task 2: 8-bit Comparator, Chue Zhang




I begin simulating in modelsim by adding the waves to be simulated with


Task 2: 8-bit Comparator, Chue Zhang



This was the modelsim Output, as you can see in it, output is 1 which is correct




Next I create another file for the test bench



I begin writing VHDL code in the new file I have created


```
B
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_SEPTEMBER1_test_eight_bit_equal.vhd - Notepad++
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              - o ×
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
  🚆 ZHANG_SETPEMBER1_eight_bit_equal.vhd 🗵 🚆 ZHANG_SEPTEMBER1_test_two_bit_equal.vhd 🗵 🔛 ZHANG_SEPTEMBER1_test_eight_bit_equal.vhd 🗵
                     library issu;
use issus.std_logic_1164.all;
                        anchitecture NUMNS_NOTHERNOL arch text of NUMNS_NOTHERNOL text eight bit equal port map is
                          component ZHANG_SCYTPHONOI_might_bit_megaal
port ( ZHANG_SCYTPHONOI_m, ZHANG_SCYTPHONOUI_b : in and_logic_vector() downto 0);
= | ZHANG_SCYTPHONOI_megh : out and_logic);
= and component
                              A STATE OF THE PARTY OF THE PAR
                                                   if [DOMAL_DEPENDENT error = '0'] than
report 'No errors detected, Dissolution secon
eles
report 'Error detected' severity failure;
end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | length: 2,769 | lines: 89 | Ln: 1 | Col: 1 | Pos: 1 | Windows (CR LF) | UTF-8 | INS
VHSIC Hardware Description Language file
```

This is the entire code in a screenshot




I compile the test bench VHDL file for the 8 bit comparator with no issues. Refer to green text on the bottom of image for verification of success

Task 2: 8-bit Comparator, Chue Zhang




I add waves that are required to be simulated

Task 2: 8-bit Comparator, Chue Zhang




I press run all

Task 2: 8-bit Comparator, Chue Zhang




I press run all in modelsim and this page is prompted. There is an arrow at line 62 pointing that there were no errors with the simulation therefore correctness for the 8 bit comparator is verified

Task A1: 1-bit Comparator optimized, Chue Zhang




This is the 1 bit comparator that is optimized using XNOR. At the bottom of the image is also a successful compilation OF the optimized 1 bit comparator

Task A1: 1-bit Comparator optimized, Chue Zhang




To test for correctness, in modelsim I used inputs 0 and 0 for inputs "a" and "b" respectively and received the output 1 which is correct according to xnor's truth table.

Task A2: 2-bit Comparator optimized, Chue Zhang




In this image, what is shown is the optimized code for a 2-bit comparator as well as a successful compilation to ensure that the code we will be simulating is correct

Task A2: 2-bit Comparator optimized, Chue Zhang




In the image above is the modelsim simulation of the optimized 2 bit comparator running with the inputs "0000" with the output of 1 which is correct.

Task A2: 2-bit Comparator optimized, Chue Zhang




Input with 0101 returning 1

Task A2: 2-bit Comparator optimized, Chue Zhang




Input with 1010 returning 1

Task A2: 2-bit Comparator optimized, Chue Zhang




Input with 1111 returning 1

Task A3: 8-bit Comparator optimized, Chue Zhang




In the image above, it shows the 8 bit comparator with optimized code and successful compilation to verify correctness in the code

Task A3: 8-bit Comparator optimized, Chue Zhang




Input of 00000000, 00000000 for an output of 1

Task A3: 8-bit Comparator optimized, Chue Zhang




Inputted 01010101, 00010101 which outputted 0. Following the test bench logic, this should be the scenario therefore correct

Task A3: 8-bit Comparator optimized, Chue Zhang



Inputted 01100101, 11111001 which outputted 0 which is correct according to the test bench.

Task A3: 8-bit Comparator optimized, Chue Zhang



Input 10111001, 10111001 output 1. So in conclusion, so as long as both inputs share the same values, output 1 is guaranteed and this also helps to verify the correctness of the design of the 8 bit optimized comparator