

Tutorial Lab : Memory Blocks

Chue Zhang

Csc343 Fall 2021

Professor Gertner

Table of contents

Part I

LPM generated 32x4 Ram.....	3
-----------------------------	---

Part II

Instantiated 32x4 Ram.....	6
----------------------------	---

Part III

Inferred 32x4 Ram.....	8
------------------------	---

Part IV

LPM generated 32x4 ram 2 port.....	10
------------------------------------	----

Instantiated 32x4 Ram 2 port.....	13
-----------------------------------	----

Part V

32x4 3 port.....	16
------------------	----

The screenshot displays the Intel Quartus Prime IDE interface. The main window shows the VHDL code for a module named `ZHANG_RAM_32X4.vhd`. The code is generated by the Megafunction Wizard and includes a copyright notice for Intel Corporation, 2020. The code defines a 32x4 RAM module with the following ports:

- `address`: `IN STD_LOGIC_VECTOR (4 DOWNTO 0);`
- `clock`: `IN STD_LOGIC := '1';`
- `data`: `IN STD_LOGIC_VECTOR (3 DOWNTO 0);`
- `wren`: `IN STD_LOGIC;`
- `q`: `OUT STD_LOGIC_VECTOR (3 DOWNTO 0);`

The code also includes library declarations for `ieee` and `altera_mf`, and a `PORT` block for the module.

The Project Navigator on the left shows the project files, including `ZHANG_RAM_32X4.qip`, `ZHANG_RAM_32X4.vhd`, `zhang_32x4_2port.qip`, `zhang_32x4_2port.vhd`, `ZHANG_RAM_32X4_1PORT_INSTANTIATE.vh`, `ZHANG_RAM32X4_1PORT_INFERRED.vhd`, `ZHANG_RAM_32X4_2PORT_INSTANTIATE.vh`, and `ZHANG_RAM_32X4_3PORT.vhd`.

The Tasks window on the left shows the compilation tasks, including `Compile Design`, `Analysis & Synthesis`, `Fitter (Place & Route)`, `Assembler (Generate programming file)`, `Timing Analysis`, `EDA Netlist Writer`, `Edit Settings`, and `Program Device (Open Programmer)`.

The IP Catalog on the right shows the installed IP, including `Basic Functions`, `DSP`, `Interface Protocols`, `Memory Interfaces and Controllers`, `Processors and Peripherals`, and `University Program`.

The Messages window at the bottom shows the system and processing messages.

Quartus Prime Lite Edition - C:/Users/czhan/Desktop/Schoolwork/Gertner/Zhang_CS343_FA21/ZHANG_OCTOBER6_SRAM_MEM_ARRAY/ZHANG_OCTOBER6_SRAM_MEM_ARRAY - ZHANG_OCTOBER6_SRAM_MEM_ARRAY

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

Files

- ZHANG_RAM_32X4.qip
- ZHANG_RAM_32X4.vhd
- zhang_32x4_2port.qip
- zhang_32x4_2port.vhd
- ZHANG_RAM_32X4_1PORT_INSTANTIATE.vh
- ZHANG_RAM32X4_1PORT_INFERRER.vhd
- ZHANG_RAM_32X4_2PORT_INSTANTIATE.vh
- ZHANG_RAM_32X4_3PORT.vhd

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Messages

System Processing

0% 00:00:00

ZHANG_RAM_32X4.vhd

```

54 ARCHITECTURE SYN OF zhang_ram_32x4 IS
55
56 SIGNAL sub_wire0 : STD_LOGIC_VECTOR (3 DOWNTO 0);
57
58
59 BEGIN
60 q <= sub_wire0(3 DOWNTO 0);
61
62 altsyncram_component : altsyncram
63
64 GENERIC MAP (
65   clock_enable_input_a => "BYPASS",
66   clock_enable_output_a => "BYPASS",
67   intended_device_family => "cyclone_v",
68   lpm_hint => "ENABLE_RUNTIME_MOD=NO",
69   lpm_type => "altsyncram",
70   numwords_a => 32,
71   operation_mode => "SINGLE_PORT",
72   outdata_aclr_a => "NONE",
73   outdata_reg_a => "UNREGISTERED",
74   power_up_uninitialized => "FALSE",
75   ram_block_type => "M10K",
76   read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
77   widthad_a => 5,
78   width_a => 4,
79   width_byteena_a => 1
80 )
81 PORT MAP (
82   address_a => address,
83   clock0 => clock,
84   data_a => data,
85   wen_a => wen,
86   q_a => sub_wire0
87 );
88
89 END SYN;
90
91
92 -- CNX file retrieval info
93
94
95 -- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
96 -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
97 -- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
98 -- Retrieval info: PRIVATE: AclrData NUMERIC "0"
99 -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
100 -- Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
101 -- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
102 -- Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
103 -- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
104 -- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
105 -- Retrieval info: PRIVATE: Cken NUMERIC "0"
106 -- Retrieval info: PRIVATE: DATA_00 NUMERIC "1"

```

IP Catalog

Installed IP

No Selection Available

Project Directory

Library


- Basic Functions
- DSP
- Interface Protocols
- Memory Interfaces and Controllers
- Processors and Peripherals
- University Program

Search for Partner IP


+ Add...


Find... Find Next

Type ID Message





Modelsim testing outputs of the 1 port LPM generated with address of 00000 at 0ps, 01101 at 500ps, 00000 at 900ps.






Testing with the same inputs as before and comparing, no differences and no errors.






Testing with the same input as before when testing 1 port RAMS, no difference.





```
C:\Users\czhan\Desktop\Schoolwork\Gertner\Zhang_CS343_FA21\ZHANG_OCTOBER6_SRAM_MEM_ARRAY\ram32x4.mif - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
ram32x4.mif [3]
1 DEPTH = 32;           -- The size of memory in words
2 WIDTH = 4;           -- The size of data in bits
3 ADDRESS_RADIX = HEX; -- The radix for address values
4 DATA_RADIX = BIN;   -- The radix for data values
5 CONTENT              -- start of (address : data pairs)
6 BEGIN
7
8 0: 0000;
9 1: 0001;
10 2: 0010;
11 3: 0011;
12 4: 0100;
13 5: 0101;
14 6: 0110;
15 7: 0111;
16 8: 1000;
17 9: 1001;
18 A: 1010;
19 B: 1011;
20 C: 1100;
21 D: 1101;
22 E: 1110;
23 F: 1111;
24 10: 0000;
25 11: 0001;
26 12: 0010;
27 13: 0011;
28 14: 0100;
29 15: 0101;
30 16: 0110;
31 17: 0111;
32 18: 1000;
33 19: 1001;
34 1A: 1010;
35 1B: 1011;
36 1C: 1100;
37 1D: 1101;
38 1E: 1110;
39 1F: 1111;
40
41 END;
42
43

Normal text file length : 666 lines : 43 Ln : 35 Col : 10 Pos : 610 Windows (CR LF) UTF-8 INS
```



2 port LPM generated file and testing with a clock on block wren and clock. No errors

Quartus Prime Lite Edition - C:/Users/czhan/Desktop/Schoolwork/Gertner/Zhang_CS343_FA21/ZHANG_OCTOBER6_SRAM_MEM_ARRAY/ZHANG_OCTOBER6_SRAM_MEM_ARRAY

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

Files

- ZHANG_RAM_32X4.qip
- ZHANG_RAM_32X4.vhd
- zhang_32x4_2port.qip
- zhang_32x4_2port.vhd
- ZHANG_RAM_32X4_1PORT_INSTANTIATE.vh
- ZHANG_RAM32X4_1PORT_INFERRED.vhd
- ZHANG_RAM_32X4_2PORT_INSTANTIATE.vh
- ZHANG_RAM_32X4_3PORT.vhd

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programmin
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Messages

System Processing

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

- Basic Functions
- DSP
- Interface Protocols
- Memory Interfaces and Controllers
- Processors and Peripherals
- University Program
- Search for Partner IP

ZHANG_RAM_32X4_1PORT_INFERRED.vhd


ZHANG_RAM_32X4_2PORT_INSTANTIATE.vhd

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  entity ZHANG_RAM_32X4_2PORT_INSTANTIATE is
5  port
6  (
7      ZHANG_clock      : IN STD_LOGIC := '1';
8      ZHANG_data       : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
9      ZHANG_rdaddress  : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
10     ZHANG_wraddress  : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
11     ZHANG_wren       : IN STD_LOGIC := '0';
12     ZHANG_q          : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
13 );
14 end ZHANG_RAM_32X4_2PORT_INSTANTIATE;
15
16 architecture ZHANG_arch of ZHANG_RAM_32X4_2PORT_INSTANTIATE is
17     component zhang_32x4_2port
18     port
19     (
20         clock      : IN STD_LOGIC := '1';
21         data       : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
22         rdaddress  : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
23         wraddress  : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
24         wren       : IN STD_LOGIC := '0';
25         q          : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
26     );
27 end component;
28
29 begin
30     ZHANG_RAM1: zhang_32x4_2port port map (ZHANG_clock, ZHANG_data, ZHANG_rdaddress, ZHANG_wraddress, ZHANG_wren, ZHANG_q);
31
32
33 end ZHANG_arch;

```

Ln 1 Col 1 VHDL File 0% 00:00:00



Testing using instantiated 2 port Ram with the same test inputs with no errors and no differences.

Quartus Prime Lite Edition - C:/Users/czhan/Desktop/Schoolwork/Gertner/Zhang_CS343_FA21/ZHANG_OCTOBER6_SRAM_MEM_ARRAY/ZHANG_OCTOBER6_SRAM_MEM_ARRAY - ZHANG_OCTOBER6_SRAM_MEM_ARRAY

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

Files

- ZHANG_RAM_32X4.qip
- ZHANG_RAM_32X4.vhd
- zhang_32x4_2port.qip
- zhang_32x4_2port.vhd
- ZHANG_RAM_32X4_1PORT_INSTANTIATE.vh
- ZHANG_RAM32X4_1PORT_INFERRED.vhd
- ZHANG_RAM_32X4_2PORT_INSTANTIATE.vh
- ZHANG_RAM_32X4_3PORT.vhd

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programmin
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Messages

System Processing

IP Catalog

Installed IP

Project Directory


No Selection Available

Library

- Basic Functions
- DSP
- Interface Protocols
- Memory Interfaces and Controllers
- Processors and Peripherals
- University Program
- Search for Partner IP

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 entity ZHANG_RAM_32X4_3PORT is
5 PORT
6
7 ZHANG_clock : IN STD_LOGIC := '1';
8 ZHANG_data : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
9 ZHANG_rdaddress1 : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
10 ZHANG_rdaddress2 : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
11 ZHANG_wraddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
12 ZHANG_wren : IN STD_LOGIC := '0';
13 ZHANG_q1 : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
14 ZHANG_q2 : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
15
16 end ZHANG_RAM_32X4_3PORT;
17
18 architecture ZHANG_arch of ZHANG_RAM_32X4_3PORT is
19 component zhang_32x4_2port
20 PORT
21
22 clock : IN STD_LOGIC := '1';
23 data : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
24 rdaddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
25 wraddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
26 wren : IN STD_LOGIC := '0';
27 q : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
28
29 end component;
30
31 begin
32
33 ZHANG_RAM1: zhang_32x4_2port port map (ZHANG_clock, ZHANG_data, ZHANG_rdaddress1, ZHANG_wraddress, ZHANG_wren, ZHANG_q1);
34 ZHANG_RAM2: zhang_32x4_2port port map (ZHANG_clock, ZHANG_data, ZHANG_rdaddress2, ZHANG_wraddress, ZHANG_wren, ZHANG_q2);
35
36 end ZHANG_arch;

Ln 1 Col 1 VHDL File 0% 00:00:00



Testing inputs with a 3 port ram which uses 2, 2 port rams. Above showcases two address inputs that needs to be read and one write.