Part III : 1 port Array

Chue Zhang

Tutorial Lab: Memory Blocks

Chue Zhang


Csc343 Fall 2021

Professor Gertner


Table of contents

Part I		
	LPM generated 32x4 Ram	3
Part II		
	Instantiated 32x4 Ram	6
Part III		
	Inferred 32x4 Ram	8
Part IV		
	LPM generated 32x4 ram 2 port	10
	Instantiated 32x4 Ram 2 port	13
Part V		
	32x4 3 port	16


Part I: 1 port LPM Chue Zhang



Part I: 1 port LPM Chue Zhang




Part I: 1 port LPM Chue Zhang




Modelsim testing outputs of the 1 port LPM generated with address of 00000 at 0ps, 01101 at 500ps, 00000 at 900ps.

Part II: 1 port Instantiated Chue Zhang




Part II: 1 port Instantiated Chue Zhang




Testing with the same inputs as before and comparing, no differences and no errors.

Part III: 1 port Inferred Chue Zhang




Part III: 1 port Inferred Chue Zhang




Testing with the same input as before when testing 1 port RAMS, no difference.


Part IV: 2 Port LPM Chue Zhang




Part IV: 2 Port LPM Chue Zhang



Part IV : 2 Port LPM Chue Zhang




Part IV: 2 Port LPM Chue Zhang




2 port LPM generated file and testing with a clock on block wren and clock. No errors

Part IV: 2 Port Instantiated Chue Zhang




Part IV: 2 Port Instantiated Chue Zhang




Testing using instantiated 2 port Ram with the same test inputs with no errors and no differences.

Part V: 3 Port Chue Zhang



Part V: 3 Port Chue Zhang



Testing inputs with a 3 port ram which uses 2, 2 port rams. Above showcases two address inputs that needs to be read and one write.