

Laboratory Exercise: **DESIGN ARITHMETIC LOGIC UNIT GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on November 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

Please hand write and sign statements affirming that you will not cheat here and in your submission:

*"I will neither give nor receive unauthorized assistance on this LAB. I will use only one computing device to perform this LAB".*

## OBJECTIVE

1. Implement in VHDL MIPS Instructions shown in the table.
2. Verify correctness in ModelSim Simulation using waveforms for several select cases
3. Compare the execution of instructions you have designed with corresponding MIPS instructions in MARS environment.

What to do:

**You will need to use 3-ported RAM as a REGISTER FILE, and access**

- Three 32-bit registers *RT,RS,RD*, from **REGISTER FILE!**  
**Create IR- instruction register where you store each instruction you are executing**

- In *IR* you access registers *RT,RS,RD*, and/or 16-bit *IMM16* as specified by instruction.

**Create DATA MEMORY: 1-Ported RAM you have designed.**

- 32-bit Memory Address Register (*MAR*) to access ( 1-ported RAM *LPM*) in **DATA MEMORY**
- 32-Bit Memory Data Register (*MDR*) to access **DATA MEMORY**

**Second,** Design arithmetic logic unit comprised of ADD/SUB and Bitwise operations, with flags.

**Third,** Run simulations and verification s for all instructions and compare with MIPS instructions in MARS.

**Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemembr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

**Instructor :**Professor Isidor Gertner

**Submission Date By** NOVEMBER 14, 2021 BY 10:00 PM

**RT**

*The instructions are taken from "green pages"*

<u>Name</u>	<u>Mnemonic</u>	<u>Format</u>	<u>Operation</u>
<i>Arithmetic</i>			
Add	<i>add</i>	<i>R</i>	$R[rd] = R[rs] + R[rt]$
Add Immediate	<i>addi</i>	<i>I</i>	$R[rt] = R[rs] + \text{SignExtImm}$
Add Imm. Unsigned	<i>addiu</i>	<i>I</i>	$R[rt] = R[rs] + \text{SignExtImm}$
Add Unsigned	<i>addu R</i>	<i>R</i>	$R[rd] = R[rs] + R[rt]$
Subtract	<i>sub</i>	<i>R</i>	$R[rd] = R[rs] - R[rt]$
Subtract Unsigned	<i>subu</i>	<i>R</i>	$R[rd] = R[rs] - R[rt]$
<i>Bitwise Logical</i>			
And	<i>and</i>	<i>R</i>	$R[rd] = R[rs] \& R[rt]$
And Immediate	<i>andi</i>	<i>I</i>	$R[rt] = R[rs] \& \text{ZeroExtImm}$
Nor	<i>nor</i>	<i>R</i>	$R[rd] = \sim (R[rs]   R[rt])$
Or Immediate	<i>ori</i>	<i>I</i>	$R[rt] = R[rs]   \text{ZeroExtImm}$
Shift Left	<i>sll</i>	<i>R</i>	$R[rd] = R[rt] \ll \text{shamt}$
Shift Right	<i>srl</i>	<i>R</i>	$R[rd] = R[rt] \gg \text{shamt}$
Shift Right Arith	<i>sra</i>	<i>R</i>	$R[rd] = R[rt] \ggg \text{shamt}$
<i>Memory access</i>			
Store Word	<i>sw</i>	<i>I</i>	$M[R[rs] + \text{SignExtImm}] = R[rt]$
Load Word	<i>lw</i>	<i>I</i>	$R[rt] = M[R[rs] + \text{SignExtImm}]$

## Components you need:

Register File, Data Memory you have designed.

You need to access 32-bit registers: RS,RT,RD and in data memory MAR,MDR

1 ADD/SUB unit with flags Overflow, Negative, Zero

1 Bitwise operation unit

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT **GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

Part I.A


Design R Format Instructions

DATA FLOW (DATA PATH FOR R FORMAT INSTRUCTIONS)

*Operations*

1. add
2. addu
3. sub
4. subu
5. and
6. nor
7. or

$$R[rd] = R[rs] \text{ operation } R[rt]$$



ToDo:

1. Use or Design add/sub including flags Z,N,O as in self-check lab you have done
2. Design Logical bitwise ops unit
3. Design operation decoder unit that will select one operation to execute (out of 7 shown above), based on 4 - bit operations code.

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT **GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

4. Verify the correctness of all instructions in simulation by comparing the results with MIPS instructions in MARS.

What to submit: Report, video, source code QAR VHDL code printout, Waveforms showing opcode, operands, results, and *compare with corresponding MIPS instructions.*

Part I.B

Design R Format Instructions

DATA FLOW (DATA PATH FOR R FORMAT SHIFT INSTRUCTIONS)

Operations

1. Shift Left Logical **SLL**


$R[rd] = R[rt] \ll shmat(shift\ amount)$  Specified in IMM field

2. Shift Right Logical **SRL**

$R[rd] = R[rt] \gg shmat(shift\ amount)$  Specified in IMM field

3. Shift Right Arithmetic **SRA**

$R[rd] = R[rt] \ggg shmat(shift\ amount)$  Specified in IMM field



ToDo:

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT **GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

1. Extend the design in part Ia to include shift operations as shown above.
2. Verify the correctness of all instructions in simulation by comparing the results with MIPS instructions in MARS.

What to submit: VHDL code printout, Waveforms showing opcode, operands, results, and compare with corresponding MIPS instructions.

Part II


Design I Format Instructions

DATA FLOW (DATA PATH FOR I Format Arithmetic/Logic  
INSTRUCTIONS)

Operations

1. addi
2. addiu
3. subu
4. andi
5. ori

$R[rt] = R[rs]$  operation (*SignExtImm* or *ZeroExtImm*)



ToDo:

**Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

**Instructor :**Professor Isidor Gertner

**Submission Date By** NOVEMBER 14, 2021 BY 10:00 PM

Extend code in Part I to include Zero Extension or Sign Extension unit as show in the figure. The 16 to 32 bit extension is controlled by signal *if* ( $S=1$ ) the do sign extension else do zero extension.

What to Submit:

Same as in Part I for Format I instructions.

Suggested operands:

N=32 bits using Most positive, Most negative integer as a first operand, and integers +1, -1, +2, -2 as a second operand. You have to demonstrate that flags OVERFLOW, ZERO, NEGATIVE are set correctly.

### Part III

#### DATA FLOW (DATA PATH FOR MEMORY ACCESS INSTRUCTIONS FORMAT I)

##### Operations

Load Word	<i>lw</i>	<i>I</i>	$R[rt] = M[R[rs] + \text{SignExtImm}]$
-----------	-----------	----------	--


MAR -Memory Address Register

MDR -Memory Data (for the purpose of lab demo initialize MDR to any 32-bit data)

#### 1. Memory Address computation

**MAR = R[rs] operation SignExtImm**

#### **2. Copy data from MDR to Rt, $R[rt] \leftarrow MDR$**



Laboratory Exercise: **DESIGN ARITHMETIC LOGIC UNIT GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

ToDo:

Modify Part II to compute effective address.

What to submit:

Same as in Part II PLUS Show Content of register MAR, and RT.  
Compare with MIPS LW instruction.

Part IV

DATA FLOW (DATA PATH FOR MEMORY ACCESS INSTRUCTIONS)

Operations

Store Word	<u>sw</u>	<u>I</u>	$M[R[rs] + \text{SignExtImm}] = R[rt]$
------------	-----------	----------	--


MAR -Memory Address Register

MDR -Memory Data Register

1. Memory Address computation

**$MAR = R[rs]$  operation** *SignExtImm*

2. Copy data from Rt to MDR,  $R[rt] \leq MDR$



CSC 343 Fall 2021

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT **GRADED!**

**What to Submit:** REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor :Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

RT - 32-Bit Register
----------------------

TODO:

Same as in part III.

What Submit:

ToDO:

Modify Part II to compute effective address.

What to submit:

Same as in Part III PLUS Show Content of register MAR,MDR and RT. Compare with MIPS SW instruction.