Laboratory Exercise: <u>DESIGN ARITHMETIC LOGIC UNIT GRADED!</u>
What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

Please hand write and sign statements affirming that you will not cheat here and in your submission:

"I will neither give nor receive unauthorized assistance on this LAB. I will use only one computing device to perform this LAB".

OBIECTIVE

- 1. Implement in VHDL MIPS Instructions shown in the table.
- 2. Verify correctness in ModelSim Simulation using waveforms for several select cases
- 3. Compare the execution of instructions you have designed with corresponding MIPS instructions in MARS environment. What to do:

You will need to use 3-ported RAM as a REGISTER FILE, and access

- Three 32-bit registers RT,RS,RD,from REGISTER FILE!

 Create IR- instruction register where you store each instruction you are executing
 - In IR you access registers RT,RS,RD, and/or 16-bit IMM16 as specified by instruction.

<u>Create DATA MEMORY: 1-Ported RAM you have</u> designed.

- 32-bit Memory Address Register (MAR) to access (1-ported RAM LPM) in DATA MEMORY
- 32-Bit Memory Data Register (MDR) to access DATA MEMORY

<u>Second</u>, Design arithmetic logic unit comprised of ADD/SUB and Bitwise operations, with flags.

<u>Third</u>, Run simulations and verification s for all instructions and compare with MIPS instructions in MARS.

Laboratory Exercise: <u>DESIGN ARITHMETIC LOGIC UNIT GRADED!</u>

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code,

and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

RT
The instructions are taken from "green pages"

Name	Mnemonic	Format	Operation
Arithmetic			
Add	add	R	R[rd] = R[rs] + R[rt]
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm
Add Unsigned	addu R	R	R[rd] = R[rs] + R[rt
Subtract	sub	R	R[rd] = R[rs] - R[rt]
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]
Bitwise Logical			
And	and	R	R[rd] = R[rs] & R[rt]
And Immediate	andi	<u>I</u>	R[rt] = R[rs] & ZeroExtImm
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$
Shift Left	sll	R	$R[rd] = R[rt] \ll shamt$
Shift Right	srl	R	$R[rd] = R[rt] \gg shamt$
Shift Right Arith	sra	R	R[rd] = R[rt] >>> shamt
Memory access			
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]
Load Word	<u>lw</u>	I	R[rt] = M[R[rs]+SignExtImm]

Components you need:

Register File, Data Memory you have designed.

You need to access 32-bit registers: RS,RT,RD and in data memory MAR,MDR

- 1 ADD/SUB unit with flags Overflow, Negative, Zero
- 1 Bitwise operation unit

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM


Part I.A

Design R Format Instructions

DATA FLOW (DATA PATH FOR R FORMAT INSTRUCTIONS) Operations

- 1. add
- 2. addu
- 3. sub
- 4. subu
- 5. and
- $6. \overline{\text{nor}}$
- 7. or

R[rd] = R[rs] operation R[rt]



ToDO:

- Use or Design add/sub including flags Z,N,O as in selfcheck lab you have done
- 2. Design Logical bitwise ops unit
- 3. Design operation decoder unit that will select one operation to execute (out of 7 shown above), based on 4 bit operations code.

Laboratory Exercise: <u>DESIGN ARITHMETIC LOGIC UNIT GRADED!</u>
What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

4. Verify the correctness of all instructions in simulation by comparing the results with MIPS instructions in MARS.

What to submit: Report, video, sourc code QAR VHDL code printout, Waveforms showing opcode, operands, results, and compare with corresponding MIPS instructions.

Part I.B

Design R Format Instructions

DATA FLOW (DATA PATH FOR R FORMAT SHIFT INSTRUCTIONS)
Operations

1. Shift Left Logical SLL


R[rd] = R[rt] << shmat(shift amount) Specified in IMM field

2. Shift Right Logical SRL

 $R[rd] = R[rt] \gg shmat(shift amount)$ Specified in IMM field

3. Shift Right Arithmetic SRA

R[rd] = R[rt] >>> shmat(shift amount) Specified in IMM field



ToDO:

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

- Extend the design in part Ia to include shift operations as shown above.
- 2. Verify the correctness of all instructions in simulation by comparing the results with MIPS instructions in MARS.

<u>What to submit:</u> VHDL code printout, Waveforms showing opcode, operands, results, and compare with corresponding MIPS instructions.

Part II


Design I Format Instructions

DATA FLOW (DATA PATH FOR I Format Arithmetic/Logic INSTRUCTIONS)

Operations

- 1. addi
- 2. addiu
- 3. subu
- 4. andi
- 5. ori

R[rt] = R[rs] operation (SignExtImm or ZeroExtImm)



ToDO:

Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

Extend code in Part I to include Zero Extension or Sign Extension unit as show in the figure. The 16 to 32 bit extension is controlled by signal if (S=1) the do sign extension else do zero extension.

What to Submit:

Same as in Part I for Format I instructions.

Suggested operands:

N=32 bits using Most positive, Most negative integer as a first operand, and integers +1, -1, +2, -2 as a second operand. You have to demonstrate that flags OVERFLOW, ZERO, NEGATIVE are set correctly.

Part III
DATA FLOW (DATA PATH FOR MEMORY ACCESS INSTRUCTIONS FORMAT I)
Operations

Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]


MAR -Memory Address Register

MDR -Memory Data (for the purpose of lab demo initialize MDR to any 32-bit data)

1. Memory Address computation

MAR = R[rs] operation signExtImm

2. Copy data from MDR to Rt, R[rt] <= MDR



Laboratory Exercise: <u>DESIGN ARITHMETIC LOGIC UNIT GRADED!</u>

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

ToDO:

Modify Part II to compute effective address.

What to submit:

Same as in Part II $\underline{\text{PLUS}}$ Show Content of register MAR, and RT. Compare with MIPS LW instruction.

Part IV DATA FLOW (DATA PATH FOR MEMORY ACCESS INSTRUCTIONS) Operations


operacions						
Store Word	sw	<u>I</u>	M[R[rs]+SignExtImm] = R[rt]			

MAR -Memory Address Register MDR -Memory Data Register

1. Memory Address computation

MAR = R[rs] operation signExtImm

2. Copy data from Rt to MDR, R[rt] <= MDR



Laboratory Exercise: DESIGN ARITHMETIC LOGIC UNIT GRADED!

What to Submit: REPORT, < 2 Min Video to be screened on Novemebr 15, 2021 from 12:00 PM, and QAR + README on how to verify your design. Complete VHDL code, and waveforms must be included and explained.

Instructor: Professor Isidor Gertner

Submission Date By NOVEMBER 14, 2021 BY 10:00 PM

RT - 32-Bit Register

TODO:

Same as in part III.

What Submit:

ToDO:

Modify Part II to compute effective address.

What to submit:

Same as in Part III <u>PLUS</u> Show Content of register MAR, MDR and RT. Compare with MIPS SW instruction.