

Review Lab : Master Slave

Chue Zhang

Csc343 Fall 2021

Professor Gertner

Project Navigator | Files | ZHANG_SEPTMBER29_4A_Latches.vhd

Files

- ZHANG_SEPTMBER29_4A_Latches.bdf
- ZHANG_SEPTMBER29_4A_Latches.vhd

Tasks

Compilation

- Task
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)


```
1  -- Copyright (c) 2020 Intel Corporation. All rights reserved.
2  -- Your use of Intel Corporation's design tools, logic functions
3  -- and other software and tools, and any partner logic
4  -- functions, and any output files from any of the foregoing
5  -- (including device programming or simulation files), and any
6  -- associated documentation or information are expressly subject
7  -- to the terms and conditions of the Intel Program License
8  -- Subscription Agreement, the Intel Quartus Prime License Agreement,
9  -- the Intel FPGA IP License Agreement, or other applicable license
10 -- agreement, including, without limitation, that your use is for
11 -- the sole purpose of programming logic devices manufactured by
12 -- Intel and sold by Intel or its authorized distributors. Please
13 -- refer to the applicable agreement for further details, at
14 -- https://fpgasoftware.intel.com/eula.
15
16 -- PROGRAM      "Quartus Prime"
17 -- VERSION      "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
18 -- CREATED      "Wed Sep 29 12:28:17 2021"
19
20 LIBRARY ieee;
21 USE ieee.std_logic_1164.all;
22
23 LIBRARY work;
24
25 ENTITY ZHANG_SEPTMBER1_4A_Latches IS
26     PORT
27     (
28         ZHANG_PRN : IN  STD_LOGIC;
29         ZHANG_D   : IN  STD_LOGIC;
30         ZHANG_CLK : IN  STD_LOGIC;
31         ZHANG_CLRN : IN  STD_LOGIC;
32         ZHANG_output : OUT STD_LOGIC
33     );
34 END ZHANG_SEPTMBER1_4A_Latches;
35
36 ARCHITECTURE bdf_type OF ZHANG_SEPTMBER1_4A_Latches IS
37     SIGNAL SYNTHESIZED_WIRE_0 : STD_LOGIC;
38     SIGNAL SYNTHESIZED_WIRE_1 : STD_LOGIC;
39
40 BEGIN
41
42     PROCESS(ZHANG_CLRN, ZHANG_PRN, SYNTHESIZED_WIRE_0, ZHANG_D)
43     BEGIN
44         IF (ZHANG_CLRN = '0') THEN
45             SYNTHESIZED_WIRE_1 <= '0';
46         ELSIF (ZHANG_PRN = '0') THEN
47             SYNTHESIZED_WIRE_1 <= '1';
48         ELSIF (SYNTHESIZED_WIRE_0 = '1') THEN
49             SYNTHESIZED_WIRE_1 <= ZHANG_D;
50         END IF;
51     END PROCESS;
```

Find... Find Next


Type	ID	Message
------	----	---------

System Processing

Ln 1 Col 1 VHDL File 0% 00:00:00



Lpm generated D latches which were used to create a master slave flip flop design.



Clock is at 200ps intervals with input data D at 40ps-50ps, 90ps-100ps, 140ps-150ps. First input nothing because not positive edge triggered, second input is positive edge triggered so you notice output result and third input is no changes.