
Chungchhay Kuoch 004843308 Karthik Ramesh 104687637 CSM152A


Lab 1 Report

Workshop 1


Clock Dividers


1. We did positive edge to consecutive positive edge to measure the period for clk_en. The first one happened at t 81,265,655.000 ns, and another one at t 82,576,365.000 ns. Subtracting the 2 times gives the period: 82,576,365.000 - 81,265,655.000 ns = 1,310,710 ns.






2. D = T/P * 100% = 10/1,310,710 * 100% = 0.00763%






3. Based on the waveform, we see that clk dv is 00000000.




Debouncing

4.

- 1. The clk_en_d signal being high ensures that the clk_en signal is low. We want to be sure that clk_en is low, because that means the instruction word inst_wd is loaded. This is a requirement for us to safely set the instruction valid bit inst_vld to 1. We must use clk_en_d instead of clk_en, because inst_wd is assigned a value while clk_en is high. If we did use clk_en, then we could possibly set the inst_vld bit without properly loading inst_wd.
- 2. Yes, it would make the duty cycle 50% now because when you make it just clk_dv[16], instead of clk_en_dv[17], we don't set clk_en_dv[17] to 100....000 anymore, and the time the signal is high is much longer (2^16), while the period itself for the cycles stays the same. This gives us a result of D = T/P * 100% = 2^16 / 2^17 * 100% = ½ * 100% = 50%.
- Look at waveform for this.







Register File

1. In the code below, the very last line, in the else if statement sends in non-zero values through the <= action. This is an example of sequential logic:

```
always @ (posedge clk)
if (rst)
begin
  for (i=0;i<seq_num_regs;i=i+1)
   rf[i] <= 0;
end
else if (i_wstb)
  rf[i_wsel] <= i_wdata;</pre>
```

2. This is a combinatorial logic. If we were to manually implement the readout logic, we would use register, decoder and multiplexer.





Workshop 2

2. task tskRunPUSH; task tskRunSEND; task tskRunADD; task tskRunMULT;