Combinational Logic (Seven Segment Driver)

Christopher Hunt

Objectives

The objective of this lab is to design and implement a decoder on the FPGA that can convert a 4-bit binary number inputted using the switches into a single digit of hexadecimal on the seven-segment display. This will be achieved by creating a block diagram for the decoder design, determining the mapping for displaying each number 0-F on the seven-segment display, generating the functional truth table for the decoder, minimizing the logic for each segment of the decoder using Karnaugh Maps, simulating the design, and finally programming and testing the hardware implementation on the DE10-Lite. Through this lab, we will learn about the process of designing and implementing a decoder, using Karnaugh Maps for logic minimization, and gaining hands-on experience with FPGA programming and testing.

Equipment

- Quartus Prime Lite Edition V. 18.0
- DE10-Lite kit with MAX10 10M50DAF484C7G FPGA
- USB to USB-B cable

Design

Our task is to display the hex digit which corresponds to a 4-bit binary number. First we must identify the segments which are on for each state. In figure 1 we have highlighted the output for each state. These will then be mapped to the corresponding segments to be displayed (fig. 2).



Figure 1: Digits to Hex




Figure 2: Digits to Hex

The next step in the design process is to map the inputs to the corresponding segement output. To accomplish that a truth table was constructed (Table 1).

Hex	Input	Sa	Sb	Sc	Sd	Se	Sf	Sg
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	1	1	0
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0
6	0110	0	1	0	0	0	0	0
7	0111	0	0	0	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	1	0	0
A	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
С	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
E	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0

Table 1: Input Switch to Output PIN Truth Table

Considering that the 7-segment display pins are active LOW, we expect a value of 0 for the segments we want to be turned on during a particular state, while a value of 1 indicates that the segments should be turned off. To accomplish this, we generate Karnaugh maps for each possible output S_a to S_g . These maps allow us to derive the boolean algebra expressions, which form the basis for our logic design (refer to Tables 4 through 8).

$D_3 D_2$	00	01	11	10
$D_1 D_0$	_		_	_
00	0	1	0	0
01	1	0	1	0
11	0	0	0	1
10	0	0	0	0

Table 2: S_a Karnaugh Map

$D_3 D_2$	00	01	11	10
$D_1 D_0$		_		_
00	0	0	1	0
01	0	1	0	0
11	0	0	1	1
10	0	1	1	0

Table 3: S_b Karnaugh Map

$S_a = \bar{D_3}\bar{D_2}\bar{D_1}D_0 + \bar{D_3}D_2\bar{D_1}\bar{D_0} + D_3D_2\bar{D_1}D_0 + D_3 + \bar{D_2}D_1D_0$
$S_b = D_2 D_1 \bar{D_0} + D_3 D_1 D_0 + D_3 D_2 \bar{D_0} + \bar{D_3} D_2 \bar{D_1} D_0$

$D_3 D_2$	00	01	11	10
$D_1 D_0$	_	_	_	_
00	0	0	1	0
01	0	0	0	0
11	0	0	1	0
10	1	0	1	0

Table 4: S_c Karnaugh Map

$D_3 D_2$	00	01	11	10
$D_1 D_0$	_			_
00	0	1	0	0
01	1	0	0	0
11	0	1	1	0
10	0	0	0	1

Table 5: S_d Karnaugh Map

$$\begin{split} S_c = & D_3 D_2 \bar{D_0} + D_3 D_2 D_1 + \bar{D_3} \bar{D_2} D_1 \bar{D_0} \\ S_d = & D_2 D_1 D_0 + \bar{D_3} \bar{D_2} \bar{D_1} D_0 + \bar{D_3} D_2 \bar{D_1} \bar{D_0} + D_3 \bar{D_2} D_1 \bar{D_0} \end{split}$$

$D_3 D_2$	00	01	11	10
$D_1 D_0$	_	_	_	
00	0	1	0	0
01	1	1	0	1
11	1	1	0	0
10	0	0	0	0

Table 6: S_e Karnaugh Map

$D_3 D_2$	00	01	11	10
$D_1 D_0$		_	_	_
00	0	0	0	0
01	1	0	1	0
11	1	1	0	0
10	1	0	0	0

Table 7: S_f Karnaugh Map

$$\begin{split} S_e = & \bar{D_2} \bar{D_1} D_0 + \bar{D_3} D_2 \bar{D_1} + \bar{D_3} D_2 D_0 + \bar{D_3} \bar{D_2} D_0 \\ S_f = & \bar{D_3} \bar{D_2} D_0 + \bar{D_3} \bar{D_2} D_1 + \bar{D_3} D_1 D_0 + D_3 D_2 \bar{D_1} D_0 \end{split}$$

$D_3 D_2$	00	01	11	10
$D_1 D_0$	_	_	_	_
00	1	0	1	0
01	1	0	0	0
11	0	1	0	0
10	0	0	0	0

Table 8: S_g Karnaugh Map

$$S_g = \bar{D}_3 \bar{D}_2 \bar{D}_1 + D_3 D_2 \bar{D}_1 \bar{D}_0 + \bar{D}_3 D_2 D_1 D_0$$

Design Entry

Once the boolean logic equations are derived, we utilize Quartus Prime to construct the schematics for each individual logic design (refer to figures 3 through 9). These schematics are then exported as symbol files and

serve as logic blocks for the complete binary-to-hex digital display design (refer to figure 10). Subsequently, we proceed to FPGA pin placement, where the binary inputs are mapped to SW0 to SW3, and the display segments are mapped to their corresponding segments a through g (as illustrated in Table 9 and Table 10).




Figure 3: S_a Digital Logic Schematic




Figure 4: S_b Digital Logic Schematic




Figure 5: S_c Digital Logic Schematic




Figure 6: S_e Digital Logic Schematic




Figure 7: S_f Digital Logic Schematic




Figure 8: S_g Digital Logic Schematic




Figure 9: S_g Digital Logic Schematic




Figure 10: Full Binary To Hex Display Digital Logic Schematic

Input	FPGA PIN
D0	PIN_C10
D1	PIN_C11
D2	PIN_D12
D3	PIN_C12

Table 9: Input to FPGA PIN Mapping

Output	FPGA PIN
Sa	PIN_C14
Sb	PIN_E15
Sc	PIN_C15
Sd	PIN_C16
Se	PIN_E16
Sf	PIN_D17
Sg	PIN_C17

Table 10: Output to FPGA PIN Mapping

Design Simulation

These schematics were then exported as Verilog files (see Appendix). Before exporting the code to the DE10-Lite, the design was tested using ModelSim (fig. 11). The simulated output matched the expected trut table, Table 1.




Figure 11: Full Binary To Hex Display Digital Logic Schematic

Design Implementation

Upon completing the design simulation without any errors the HDL files were implemented into the DE10-Lite.

Observations

During the lab execution, an error occurred due to an incorrect placement of a value in my original Karnaugh Map for S_e . Consequently, there was a flaw in my boolean logic, resulting in the incorrect display of digits 2 and 3. Upon identifying this issue, we isolated the affected segment and digits and traced the error back to the Karnaugh Map. Once the error was rectified, the output for each hex digit from 0 to F became correct.

Conclusion

In conclusion, the lab focused on the design and implementation of a decoder for converting a 4-bit binary number to a single digit of hexadecimal on a seven-segment display. Throughout the lab, various steps were undertaken to achieve this objective, including creating a block diagram, determining the display mapping, generating a functional truth table, minimizing the logic using Karnaugh Maps, simulating the design, and programming and testing the hardware on the FPGA.

By successfully completing the lab, we gained valuable knowledge and practical experience in designing digital logic circuits, using Karnaugh Maps for logic minimization, and programming FPGAs. We also developed an understanding of the relationship between binary numbers and their corresponding hexadecimal representation on a seven-segment display. This lab provided a hands-on opportunity to apply theoretical concepts and enhanced our skills in digital logic design and FPGA programming.

Overall, the lab helped deepen our understanding of combinational logic and its practical application in converting binary numbers to hexadecimal displays. It also highlighted the importance of careful design considerations, simulation, and hardware testing to ensure the desired functionality and accuracy of the implemented circuit.

Study Questions

1. When is a simulation necessary? Was it useful for this section?

Simulation was necessary for this lab. The error found in my Karnaugh Map for segment S_e would possibly not been caught if the simulation was not done. In the case for this lab the desired output was directly linked to the input with no unseen events occurring, this would have made the error easily caught if implemented into the hardware. In a scenario where there was more complex logic occur on the hardware but was not so easily witnessed, the error could have slipped undetected. Although simulation is an extra step that may seem extrenuous, it is still a crucial component to the design process of FPGA devices.

Appendix

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
     // Your use of Intel Corporation's design tools, logic functions
2
     // and other software and tools, and any partner logic
3
     // functions, and any output files from any of the foregoing
     // (including device programming or simulation files), and any
     // associated documentation or information are expressly subject
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     // agreement, including, without limitation, that your use is for
10
     // the sole purpose of programming logic devices manufactured by
11
     // Intel and sold by Intel or its authorized distributors. Please
     // refer to the applicable agreement for further details, at
14
     // https://fpgasoftware.intel.com/eula.
15
     // PROGRAM
                            "Quartus Prime"
16
     // VERSION
                            "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                            "Fri Apr 28 17:47:04 2023"
18
     // By Christopher Hunt
     // lab3.v
     module lab3(
       DO,
22
       D1,
23
       D2,
24
       D3,
25
       S_a,
27
       S_b,
       S_c,
28
       S_d,
29
       S_e,
30
       S_f,
31
       S_g
32
     );
33
34
35
     input wire
36
     input wire
                   D1;
37
     input wire
                    D2;
     input wire
                   D3;
     output wire
                    S_a;
     output wire
                   S_b;
41
     output wire
                   S_c;
42
     output wire
                   S_d;
43
     output wire
                  S_e;
44
     output wire
                  S_f;
     output wire
                  S_g;
47
48
49
50
51
52
     S_a b2v_inst(
53
       .DO(DO),
54
       .D1(D1),
55
       .D2(D2),
56
       .D3(D3),
57
       .S_a(S_a));
```

```
59
60
      S_c b2v_inst10(
61
         .DO(DO),
62
         .D1(D1),
63
         .D2(D2),
64
         .D3(D3),
65
         .S_c(S_c));
66
67
      S_d
             b2v_inst11(
69
        .DO(DO),
70
        .D1(D1),
71
        .D2(D2),
72
         .D3(D3),
73
         .S_d(S_d));
74
75
76
      S_e
           b2v_inst12(
77
         .DO(DO),
78
         .D1(D1),
79
         .D2(D2),
         .D3(D3),
         .S_e(S_e));
82
83
84
             b2v_inst13(
      S_f
85
         .DO(DO),
86
         .D1(D1),
         .D2(D2),
88
         .D3(D3),
89
         .S_f(S_f));
90
91
92
           b2v_inst14(
93
      S_g
         .DO(DO),
         .D1(D1),
95
         .D2(D2),
96
         .D3(D3),
97
         .S_g(S_g));
98
99
100
             b2v_inst9(
      S_b
101
         .DO(DO),
102
         .D1(D1),
103
         .D2(D2),
104
         .D3(D3),
105
         .S_b(S_b));
106
107
108
      endmodule
109
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and any partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
```

```
\mid // the Intel FPGA IP License Agreement, or other applicable license
   /\!/\ agreement,\ including,\ without\ limitation,\ that\ your\ use\ is\ for
   // the sole purpose of programming logic devices manufactured by
   // Intel and sold by Intel or its authorized distributors. Please
   // refer to the applicable agreement for further details, at
13
   // https://fpgasoftware.intel.com/eula.
14
15
  // PROGRAM
                             "Quartus Prime"
16
  // VERSION
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
  // CREATED
                             "Fri Apr 28 17:48:03 2023"
  // By Christopher Hunt
19
   // S_a.v
20
21
   module S_a(
22
           DO,
23
           D1,
24
           D2,
25
           D3,
26
           S_a
27
   );
28
29
                    DO;
   input wire
   input wire
                    D1;
32
   input wire
                    D2:
33
   input wire
                    D3;
34
   output wire
                    S_a;
35
36
           SYNTHESIZED_WIRE_12;
   wire
37
   wire
           SYNTHESIZED_WIRE_13;
38
           SYNTHESIZED_WIRE_14;
39
   wire
           SYNTHESIZED_WIRE_3;
40
           SYNTHESIZED_WIRE_8;
   wire
41
           SYNTHESIZED_WIRE_9;
42
   wire
   wire
           SYNTHESIZED_WIRE_10;
          SYNTHESIZED_WIRE_11;
   wire
45
46
47
48
   assign SYNTHESIZED_WIRE_8 = DO & SYNTHESIZED_WIRE_12 & SYNTHESIZED_WIRE_13 &
49
       SYNTHESIZED_WIRE_14;
50
   assign SYNTHESIZED_WIRE_11 = SYNTHESIZED_WIRE_3 & SYNTHESIZED_WIRE_12 & D2 &
51
       SYNTHESIZED_WIRE_14;
52
   assign SYNTHESIZED_WIRE_12 = ~D1;
53
54
   assign SYNTHESIZED_WIRE_13 = ~D2;
55
56
   assign SYNTHESIZED_WIRE_14 = ~D3;
57
58
   assign SYNTHESIZED_WIRE_3 = ~D0;
59
60
   assign SYNTHESIZED_WIRE_9 = DO & SYNTHESIZED_WIRE_12 & D2 & D3;
61
62
   assign SYNTHESIZED_WIRE_10 = D0 & D1 & SYNTHESIZED_WIRE_13 & D3;
63
64
   assign S_a = SYNTHESIZED_WIRE_8 | SYNTHESIZED_WIRE_9 | SYNTHESIZED_WIRE_10 |
65
       SYNTHESIZED_WIRE_11;
```

```
66 | 67 | 68 | endmodule
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
1
     // Your use of Intel Corporation's design tools, logic functions
2
     \ensuremath{//} and other software and tools, and any partner logic
3
     // functions, and any output files from any of the foregoing
     // (including device programming or simulation files), and any
     // associated documentation or information are expressly subject
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     \ensuremath{/\!/} agreement, including, without limitation, that your use is for
10
     // the sole purpose of programming logic devices manufactured by
11
     /\!/\; \textit{Intel and sold by Intel or its authorized distributors}. \quad \textit{Please}
     // refer to the applicable agreement for further details, at
13
     // https://fpgasoftware.intel.com/eula.
14
15
     // PROGRAM
                             "Quartus Prime"
16
     // VERSION
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                             "Fri Apr 28 17:47:59 2023"
18
19
     module S_b(
20
       DO,
21
       D1,
22
       D2,
23
24
       D3,
       S_b
25
     );
26
27
28
     input wire
                    DO;
29
     input wire
                    D1;
30
     input wire
                    D2:
31
     input wire
                    D3;
32
     output wire
                    S_b;
33
34
     wire SYNTHESIZED_WIRE_8;
35
     wire SYNTHESIZED_WIRE_2;
36
     wire SYNTHESIZED_WIRE_3;
37
     wire SYNTHESIZED_WIRE_4;
     wire SYNTHESIZED_WIRE_5;
           SYNTHESIZED_WIRE_6;
     wire
40
     wire SYNTHESIZED_WIRE_7;
41
42
43
44
45
     assign
                    SYNTHESIZED_WIRE_4 = SYNTHESIZED_WIRE_8 & D1 & D2;
46
47
     assign
                    SYNTHESIZED_WIRE_7 = DO & D1 & D3;
48
49
                    SYNTHESIZED_WIRE_5 = SYNTHESIZED_WIRE_8 & D2 & D3;
50
     assign
51
                    SYNTHESIZED_WIRE_6 = DO & SYNTHESIZED_WIRE_2 & D2 &
52
         SYNTHESIZED_WIRE_3;
53
     assign
                    S_b = SYNTHESIZED_WIRE_4 | SYNTHESIZED_WIRE_5 | SYNTHESIZED_WIRE_6 |
54
         SYNTHESIZED_WIRE_7;
```

```
55
                      SYNTHESIZED_WIRE_8 =
                                              ~D0:
      assign
56
57
      assign
                     SYNTHESIZED_WIRE_2 =
                                              ~D1;
58
59
      assign
                     SYNTHESIZED_WIRE_3 = ~D3;
60
61
62
     endmodule
63
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
1
     // Your use of Intel Corporation's design tools, logic functions
2
     // and other software and tools, and any partner logic
3
     // functions, and any output files from any of the foregoing
     // (including device programming or simulation files), and any
     //\ associated\ documentation\ or\ information\ are\ expressly\ subject
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     /\!/\ agreement,\ including,\ without\ limitation,\ that\ your\ use\ is\ for
10
     // the sole purpose of programming logic devices manufactured by
11
     // Intel and sold by Intel or its authorized distributors. Please
12
     // refer to the applicable agreement for further details, at
13
     // https://fpgasoftware.intel.com/eula.
14
15
     // PROGRAM
                             "Quartus Prime"
16
     // VERSION
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                             "Fri Apr 28 17:47:54 2023"
18
19
     module S_c(
20
       DO,
21
       D1,
22
       D2,
23
       D3.
24
       S_c
25
     );
27
28
     input wire
29
     input wire
                    D1:
30
     input wire
                    D2;
31
     input wire
                    D3:
     output wire
                    S_c;
33
34
     wire SYNTHESIZED_WIRE_7;
35
     wire SYNTHESIZED_WIRE_2;
36
     wire SYNTHESIZED_WIRE_3;
37
     wire SYNTHESIZED_WIRE_4;
38
     wire SYNTHESIZED_WIRE_5;
     wire SYNTHESIZED_WIRE_6;
40
41
42
43
44
                    SYNTHESIZED_WIRE_6 = SYNTHESIZED_WIRE_7 & D2 & D3;
45
     assign
46
     assign
                    SYNTHESIZED_WIRE_4 = D1 & D2 & D3;
47
48
                    SYNTHESIZED_WIRE_5 = SYNTHESIZED_WIRE_7 & D1 & SYNTHESIZED_WIRE_2 &
     assign
49
         SYNTHESIZED_WIRE_3;
```

```
50
                    S_c = SYNTHESIZED_WIRE_4 | SYNTHESIZED_WIRE_5 | SYNTHESIZED_WIRE_6;
51
     assign
52
                    SYNTHESIZED_WIRE_7 = ~DO;
     assign
53
54
     assign
                    SYNTHESIZED_WIRE_2 =
55
56
                    SYNTHESIZED_WIRE_3 = ~D3;
     assign
57
58
     endmodule
60
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
1
     // Your use of Intel Corporation's design tools, logic functions
2
     // and other software and tools, and any partner logic
     // functions, and any output files from any of the foregoing
     // (including device programming or simulation files), and any
     // associated documentation or information are expressly subject
6
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     // agreement, including, without limitation, that your use is for
     // the sole purpose of programming logic devices manufactured by
11
     // Intel and sold by Intel or its authorized distributors. Please
12
     // refer to the applicable agreement for further details, at
13
     // https://fpgasoftware.intel.com/eula.
14
15
     // PROGRAM
                            "Quartus Prime"
16
     // VERSION
                            "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                            "Fri Apr 28 17:47:48 2023"
18
19
     module S_d(
20
       DO,
21
       D1,
22
       D2,
23
       D3,
       S_d
     );
26
27
28
     input wire
                    D0;
29
     input wire
                   D1;
     input wire
                   D2;
31
     input wire
                   D3;
32
     output wire
                   S_d;
33
34
     wire SYNTHESIZED_WIRE_12;
35
     wire SYNTHESIZED_WIRE_13;
     wire SYNTHESIZED_WIRE_14;
     wire SYNTHESIZED_WIRE_15;
38
     wire SYNTHESIZED_WIRE_8;
39
     wire SYNTHESIZED_WIRE_9;
40
     wire SYNTHESIZED_WIRE_10;
41
     wire SYNTHESIZED_WIRE_11;
42
43
44
45
46
     assign
                    SYNTHESIZED_WIRE_8 = D0 & D1 & D2;
47
48
```

```
SYNTHESIZED_WIRE_11 = DO & SYNTHESIZED_WIRE_12 & SYNTHESIZED_WIRE_13
     assign
49
         & SYNTHESIZED_WIRE_14;
50
                    SYNTHESIZED_WIRE_9 = SYNTHESIZED_WIRE_15 & SYNTHESIZED_WIRE_12 & D2 &
51
          SYNTHESIZED_WIRE_14;
52
     assign
                    SYNTHESIZED_WIRE_10 = SYNTHESIZED_WIRE_15 & D1 & SYNTHESIZED_WIRE_13
53
         & D3;
                    SYNTHESIZED_WIRE_15 = ~DO;
     assign
56
                    SYNTHESIZED_WIRE_12 =
     assign
57
58
                    SYNTHESIZED_WIRE_13 =
                                           ~D2;
     assign
59
60
                    SYNTHESIZED_WIRE_14 = ~D3;
     assign
61
62
                    S_d = SYNTHESIZED_WIRE_8 | SYNTHESIZED_WIRE_9 | SYNTHESIZED_WIRE_10 |
     assign
63
          SYNTHESIZED_WIRE_11;
64
65
     endmodule
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
   // Your use of Intel Corporation's design tools, logic functions
   // and other software and tools, and any partner logic
   \ensuremath{/\!/} functions, and any output files from any of the foregoing
   // (including device programming or simulation files), and any
   //\ associated\ documentation\ or\ information\ are\ expressly\ subject
   // to the terms and conditions of the Intel Program License
   // Subscription Agreement, the Intel Quartus Prime License Agreement,
   // the Intel FPGA IP License Agreement, or other applicable license
   //\ agreement,\ including,\ without\ limitation,\ that\ your\ use\ is\ for
   // the sole purpose of programming logic devices manufactured by
   // Intel and sold by Intel or its authorized distributors. Please
   // refer to the applicable agreement for further details, at
   // https://fpgasoftware.intel.com/eula.
14
15
   // PROGRAM
                             "Quartus Prime"
16
   // VERSION
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
   // CREATED
                             "Fri Apr 28 17:47:43 2023"
18
19
   module S_e(
20
           DO,
21
           D1,
22
           D2,
23
           D3.
24
           S_e
25
   );
28
   input wire
                    DO;
29
   input wire
                    D1:
30
31
   input wire
                    D2:
   input wire
                    D3:
   output wire
                    S_e;
   wire
           SYNTHESIZED_WIRE_11;
35
   wire
           SYNTHESIZED_WIRE_12;
36
  wire
           SYNTHESIZED_WIRE_13;
```

```
SYNTHESIZED_WIRE_5;
   wire
38
           SYNTHESIZED_WIRE_6;
   wire
   wire
           SYNTHESIZED_WIRE_7;
           SYNTHESIZED_WIRE_8;
41
   wire
42
43
44
45
           SYNTHESIZED_WIRE_5 = DO & SYNTHESIZED_WIRE_11 & SYNTHESIZED_WIRE_12;
   assign
47
           SYNTHESIZED_WIRE_8 = SYNTHESIZED_WIRE_11 & D2 & SYNTHESIZED_WIRE_13;
48
   assign
49
          SYNTHESIZED_WIRE_6 = DO & D2 & SYNTHESIZED_WIRE_13;
   assign
50
51
   assign S_e = SYNTHESIZED_WIRE_5 | SYNTHESIZED_WIRE_6 | SYNTHESIZED_WIRE_7 |
52
       SYNTHESIZED_WIRE_8;
53
   assign SYNTHESIZED_WIRE_11 = ~D1;
54
55
          SYNTHESIZED_WIRE_12 = ~D2;
   assign
56
57
          SYNTHESIZED_WIRE_13 = ~D3;
   assign
58
          SYNTHESIZED_WIRE_7 = DO & SYNTHESIZED_WIRE_12 & SYNTHESIZED_WIRE_13;
60
   assign
61
62
   endmodule
63
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
     // Your use of Intel Corporation's design tools, logic functions
     // and other software and tools, and any partner logic
3
     // functions, and any output files from any of the foregoing
     \begin{subarray}{lll} // & (including device programming or simulation files), and any \end{subarray}
     /\!/\ associated\ documentation\ or\ information\ are\ expressly\ subject
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     // agreement, including, without limitation, that your use is for
10
     // the sole purpose of programming logic devices manufactured by
11
     // Intel and sold by Intel or its authorized distributors. Please
12
     // refer to the applicable agreement for further details, at
13
     // https://fpgasoftware.intel.com/eula.
14
15
     // PROGRAM
                             "Quartus Prime"
16
     // VERSION
                             "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                             "Fri Apr 28 17:47:37 2023"
18
19
     module S_f(
20
       DO,
21
       D1,
       D2,
23
       D3,
24
       S_f
25
     );
26
27
28
     input wire
                    D0;
     input wire
                    D1;
30
     input wire
                    D2;
31
     input wire
                    D3;
32
```

```
output wire
                    S_f;
33
34
     wire SYNTHESIZED_WIRE_10;
           SYNTHESIZED_WIRE_11;
     wire
36
           SYNTHESIZED_WIRE_5;
37
     wire SYNTHESIZED_WIRE_6;
38
     wire SYNTHESIZED_WIRE_7;
39
     wire SYNTHESIZED_WIRE_8;
40
     wire SYNTHESIZED_WIRE_9;
41
43
44
45
                    SYNTHESIZED_WIRE_6 = DO & SYNTHESIZED_WIRE_10 & SYNTHESIZED_WIRE_11;
     assign
46
47
                    SYNTHESIZED_WIRE_9 = D1 & SYNTHESIZED_WIRE_10 & SYNTHESIZED_WIRE_11;
     assign
49
     assign
                    SYNTHESIZED_WIRE_7 = DO & D1 & SYNTHESIZED_WIRE_11;
50
51
     assign
                    SYNTHESIZED_WIRE_8 = DO & SYNTHESIZED_WIRE_5 & D2 & D3;
52
53
                    S_f = SYNTHESIZED_WIRE_6 | SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_8 |
     assign
         SYNTHESIZED_WIRE_9;
55
                    SYNTHESIZED_WIRE_5 = ~D1;
     assign
56
57
                    SYNTHESIZED_WIRE_10 = ~D2;
     assign
58
59
                    SYNTHESIZED_WIRE_11 = ~D3;
     assign
61
62
     endmodule
63
```

```
// Copyright (C) 2020 Intel Corporation. All rights reserved.
1
     // Your use of Intel Corporation's design tools, logic functions
2
     // and other software and tools, and any partner logic
     // functions, and any output files from any of the foregoing
     // (including device programming or simulation files), and any
     /\!/\ associated\ documentation\ or\ information\ are\ expressly\ subject
     // to the terms and conditions of the Intel Program License
     // Subscription Agreement, the Intel Quartus Prime License Agreement,
     // the Intel FPGA IP License Agreement, or other applicable license
     // agreement, including, without limitation, that your use is for
10
     // the sole purpose of programming logic devices manufactured by
11
     // Intel and sold by Intel or its authorized distributors. Please
12
     // refer to the applicable agreement for further details, at
13
     // https://fpgasoftware.intel.com/eula.
14
15
     // PROGRAM
                            "Quartus Prime"
16
     // VERSION
                            "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
17
     // CREATED
                            "Fri Apr 28 17:47:15 2023"
18
19
     module S_g(
20
       DO,
21
       D1,
22
       D2,
23
       D3,
       S_g
25
     );
26
27
```

```
28
     input wire
                    D0;
29
     input wire
30
                    D1;
     input wire
                    D2;
31
     input wire
                    D3;
32
     output wire
                    S_g;
33
34
     wire SYNTHESIZED_WIRE_9;
35
     wire SYNTHESIZED_WIRE_1;
     wire SYNTHESIZED_WIRE_10;
     wire SYNTHESIZED_WIRE_3;
38
     wire SYNTHESIZED_WIRE_6;
39
     wire SYNTHESIZED_WIRE_7;
40
     wire SYNTHESIZED_WIRE_8;
41
42
43
44
45
     assign
                    SYNTHESIZED_WIRE_8 = SYNTHESIZED_WIRE_9 & SYNTHESIZED_WIRE_1 &
46
         SYNTHESIZED_WIRE_10;
47
                    SYNTHESIZED_WIRE_6 = SYNTHESIZED_WIRE_3 & SYNTHESIZED_WIRE_9 & D2 &
48
     assign
         D3;
49
     assign
                    SYNTHESIZED_WIRE_7 = DO & D1 & D2 & SYNTHESIZED_WIRE_10;
50
51
                    S_g = SYNTHESIZED_WIRE_6 | SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_8;
     assign
52
53
                    SYNTHESIZED_WIRE_3 = ~DO;
     assign
55
     assign
                    SYNTHESIZED_WIRE_9 = ~D1;
56
57
                    SYNTHESIZED_WIRE_1 = ~D2;
     assign
58
59
                    SYNTHESIZED_WIRE_10 = ~D3;
60
     assign
61
62
     endmodule
63
```