# ENGR 272 Lab 0: Digital Logic 4-bit Unsigned Multiplier Example Report

Sep 10, 2019 Craig Munsee

# 0.1 Objectives:

The objective of this lab is to design and build a 4-bit Unsigned Multiplier using a logic gate-level design. This is to be simulated and demonstrated on the DE-10-Lite FPGA. Additionally, this report is intended to be an example of what is expected for the lab reports in this class.

# 0.2 Equipment/Parts/Materials:

- 1. Quartus Prime Lite Edition V. 18.1
- 2. DE10-Lite kit with MAX10 10M50DAF484C7G FPGA
- 3. USB to USB-B cable
- 4. The ECE 271 textbook, Digital Design and Computer Architecture by Drs. David and Sarah Harris CH. 5 pg. 253

### 0.3 Procedure:

### 0.3.1 Design:

The process of designing the multiplier was started by doing some research on how a Multiplier is designed. In chapter 5 of the textbook an example of how a multiplier is designed was discussed. The method used involved the ANDing of the bits and then adding the shifted left values. the Full adder Logic is given in the Sum of Products Form is given below (Section 2.2.2 of Textbook)

SUM =  $A \oplus B \oplus Cin$ 

Cout = AB + ACin + BCin




Figure 5.20 from Digital Design and Computer Architecture by Drs. David and Sarah Harris is shown below that demonstrates the design of a Multiplier.

### 0.3.2 Design Entry:

The gate-level design was implemented in Quartus Prime Lite. A high-level block diagram of the 4-bit Multiplier is shown in Figure 0.1. Figure 0.2 shows the entire layout of the 4-bit Multiplier design with AND gates and full adder circuits. Figure 0.3 shows the gate-level design of the full adder circuit.




Figure 0.1: A high-level block diagram of the 4-bit Multiplier




Figure 0.2: The entire layout of the 4-bit Multiplier design with AND gates and full adder circuits.




Figure 0.3: The gate-level design of the full adder circuit.

	tatu	From	То	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	✓		<u>□</u> _ A[1]	Location	PIN_C11	Yes			
2	✓		in_ A[2]	Location	PIN_D12	Yes			
3	✓		in_ A[3]	Location	PIN_C12	Yes			
4	✓		in_ B[0]	Location	PIN_A12	Yes			
5	✓		in_ B[1]	Location	PIN_B12	Yes			
6	✓		in_ B[2]	Location	PIN_A13	Yes			
7	✓		in_ B[3]	Location	PIN_A14	Yes			
8	✓		out P[0]	Location	PIN_A8	Yes			
9	•		º  ■ P[1]	Location	PIN_A9	Yes			
10	~		out P[2]	Location	PIN_A10	Yes			
11	•		out P[3]	Location	PIN_B10	Yes			
12	•		out P[4]	Location	PIN_D13	Yes			
13	•		out P[5]	Location	PIN_C13	Yes			
14	•		° P[6]	Location	PIN_E14	Yes			
15	<b>~</b>		out P[7]	Location	PIN_D14	Yes			
16	•		in_ A[0]	Location	PIN_C10	Yes			
17		< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>					

Figure 0.4: The pin assignments used in Quartus.

## 0.3.3 Design Simulation:

Table 0.1 shows a partial 4-bit Multiplier truth table that was used during the verification process. Modelsim was used for the simulation of the Multiplier circuit. Verilog files for each of the schematics were generated using the process below.

To generate the Verilog Hardware Description Language file for use in Modelsim, go to File -> create/update -> create HDL Design File for current file -> Verilog

A Verilog file was created for both the Adder circuit and the Multiplier circuit. The code for each of the Verilog files is included in the appendix of this report.

Figure 0.5 shows the ModelSim simulation showing the results for the first 14 values of the truth table. Figure 0.6 shows the ModelSim simulation showing the results for the last 14 values of the truth table. The ModelSim simulation matched the values in Table 0.1.

Operand1	Operand1	Х	Operand2	Operand2	=	Value	Value	Value
(Binary)	(Decimal)		(Binary)	(Decimal)		(8-bit Binary)	(Unsigned	(Hexadecimal)
` ' '			, ,,	,		, , , , , ,	Decimal)	
0b 0000	0	Χ	0b 0000	0	=	0b 0000 0000	0	0
0b 0001	1	Χ	0b 0001	1	=	0b 0000 0001	1	1
0b 0001	1	Χ	0b 0010	2	=	0b 0000 0010	2	2
0b 0001	1	Χ	0b 0100	4	=	0b 0000 0100	4	4
0b 0001	1	Χ	0b 1000	8	=	0b 0000 1000	8	8
0b 0010	2	Χ	0b 0001	1	=	0b 0000 0010	2	2
0b 0010	2	Χ	0b 0010	2	=	0b 0000 0100	4	4
0b 0010	2	Χ	0b 0100	4	=	0b 0000 1000	8	8
0b 0010	2	Χ	0b 1000	8	=	0b 0001 0000	16	10
0b 0100	4	Χ	0b 0001	1	=	0b 0000 0100	4	4
0b 0100	4	Χ	0b 0010	2	=	0b 0000 1000	8	8
0b 0100	4	Χ	0b 0100	4	=	0b 0001 0000	16	10
0b 0100	4	Χ	0b 1000	8	=	0b 0010 0000	32	20
0b 1000	8	Χ	0b 0001	1	=	0b 0000 1000	8	8
0b 1000	8	Χ	0b 0010	2	=	0b 0001 0000	16	10
0b 1000	8	Χ	0b 0100	4	=	0b 0010 0000	32	20
0b 1000	8	Χ	0b 1000	8	=	0b 0100 0000	64	40
0b 1111	15	Χ	0b 0001	1	=	0b 0000 1111	15	F
0b 1111	15	Χ	0b 0010	2	=	0b 0001 1110	30	1E
0b 1111	15	Χ	0b 0100	4	=	0b 0011 1100	60	3C
0b 1111	15	Χ	0b 1000	8	=	0b 0111 1000	120	78
0b 1111	15	Χ	0b 1001	9	=	0b 1000 0111	135	87
0b 1111	15	Χ	0b 1010	10	=	0b 1001 0110	150	96
0b 1111	15	Χ	0b 1011	11	=	0b 1010 0101	165	A5
0b 1111	15	Χ	0b 1100	12	=	0b 1011 0100	180	B4
0b 1111	15	Χ	0b 1101	13	=	0b 1100 0011	195	C3
0b 1111	15	Χ	0b 1110	14	=	0b 1101 0010	210	D2
0b 1111	15	Χ	0b 1111	15	=	0b 1110 0001	225	E1

Table 0.1: Partial 4-bit Multiplier Truth Table



Figure 0.5: ModelSim simulation showing the results for the first 14 values of the truth table.




Figure 0.6: ModelSim simulation showing the results for the last 14 values of the truth table.

### 0.3.4 Program and Test Hardware

After simulating the design and verifying that the design worked as expected the program was uploaded to the FPGA. Figure 0.7 shows a picture of the programmed board with the binary value of 0b 1110 0001 (decimal 225).




Figure 0.7: Picture of the programmed board with the binary value of 0b 1110 0001 (decimal 225).

### 0.4 Observations

For the most part, the process went well. The one hang-up was how Quartus names the wires on a BUS. It is a bit different than how you would name the wires in an HDL. One thing that may have improved this design would have been to include the unused LEDs and connect them to the ground rather than leaving them floating so that they didn't partially turn on as shown in Figure 0.7.

### 0.5 Conclusion

In this lab, a 4 x 4 Unsigned Multiplier was designed and implemented at a logic gate level using the Quartus Prime Lite software. The design that was used is from the textbook, Digital Design and Computer Architecture by Drs. David and Sarah Harris CH. 5 pg. 253. This design uses a method of ANDing the bits and adding the partial products. The layout of the Multiplier is shown in Figure 0.2. The design was simulated in ModelSim and the simulation matched the expected results of the partial 4-bit Multiplier Truth Table shown in Table 0.1. The design was loaded onto a DE10-Lite MAX10 10M50DAF484C7G FPGA and the working multiplier was demonstrated.

# 0.6 Study Questions

1. How many gates were used for this design?

- For the design I used there were 6 gates for the Full\_Adder Circuits with 12 Full\_Adders in the circuit plus 16 AND Gates. This brings the total used to 88 gates.
- 2. Estimate the number of transistors that would be needed for this design. What scale of Integration would this design be?
  - Based on the different logic gates discussed in class there are 6 transistors used for the AND2 Gates, 6 for the OR2 gates, and 8 for the XOR gates. This design used a total of 736 transistors, so this design is considered a Large-Scale Integration (LSI).

Logic Gate Type:	Number of Transistors:	Number Used:	Total:
AND2	6	64	384
OR2	6	16	96
XOR	8	32	256
Total:			736

Table 0.2: Table used to estimate the number of transistors used for the design of the Multiplier.

### 0.7 References

- Harris, David, and Sarah Harris. Digital Design and Computer Architecture: ARM Edition, Elsevier Science & Technology, 2015. ProQuest Ebook Central, https://ebookcentral.proguest.com/lib/linnbenton-ebooks/detail.action?docID=5754460.
- Terasic Inc. (2017) DE10-Lite User Manual <a href="https://www.terasic.com.tw/cgi-bin/page/archive\_download.pl?Language=English&No=1021&FID=a13a2782811152b477e60203">https://www.terasic.com.tw/cgi-bin/page/archive\_download.pl?Language=English&No=1021&FID=a13a2782811152b477e60203</a>
   d34b1baa
- Introduction to ModelSim: Installation and Simulating a Decoder
   <a href="https://eecs.oregonstate.edu/sites/eecs.oregonstate.edu/files/tekbots/docs/ece272/introduction-to-modelsim.pdf">https://eecs.oregonstate.edu/sites/eecs.oregonstate.edu/files/tekbots/docs/ece272/introduction-to-modelsim.pdf</a>

# 0.8 Appendix

### Full Adder.v

// Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license

```
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
// PROGRAM
                       "Quartus Prime"
                       "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"
// VERSION
// CREATED
                       "Wed Sep 11 10:07:27 2019"
module Full Adder(
       Α,
       В,
       Cin.
       Cout,
       S
);
input wire
               A;
input wire
               B;
input wire
               Cin;
               Cout;
output wire
output wire
               S;
wire
       SYNTHESIZED_WIRE_0;
wire
       SYNTHESIZED_WIRE_1;
wire
       SYNTHESIZED_WIRE_2;
       SYNTHESIZED_WIRE_3;
wire
assign SYNTHESIZED_WIRE_0 = A ^ B;
assign S = SYNTHESIZED_WIRE_0 ^ Cin;
assign SYNTHESIZED_WIRE_3 = A & B;
assign SYNTHESIZED WIRE 1 = A & Cin;
assign SYNTHESIZED_WIRE_2 = B & Cin;
assign Cout = SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
endmodule
Multiplier.v
// Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
```

```
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
// PROGRAM
                      "Quartus Prime"
// VERSION
                      "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"
                      "Wed Sep 11 10:07:43 2019"
// CREATED
module Multiplier(
       Α,
       В,
       Ρ
);
input wire
              [3:0] A;
input wire
              [3:0] B;
output wire
              [7:0] P;
wire
       [7:0] P_ALTERA_SYNTHESIZED;
wire
       SYNTHESIZED_WIRE_0;
wire
       SYNTHESIZED_WIRE_1;
wire
       SYNTHESIZED_WIRE_2;
wire
       SYNTHESIZED_WIRE_3;
       SYNTHESIZED_WIRE_4;
wire
wire
       SYNTHESIZED WIRE 5;
       SYNTHESIZED_WIRE_6;
wire
wire
       SYNTHESIZED_WIRE_7;
wire
       SYNTHESIZED_WIRE_8;
       SYNTHESIZED_WIRE_9;
wire
wire
       SYNTHESIZED WIRE 10;
       SYNTHESIZED_WIRE_11;
wire
wire
       SYNTHESIZED_WIRE_12;
wire
       SYNTHESIZED_WIRE_13;
wire
       SYNTHESIZED_WIRE_14;
       SYNTHESIZED_WIRE_15;
wire
wire
       SYNTHESIZED WIRE 16;
       SYNTHESIZED_WIRE_17;
wire
       SYNTHESIZED_WIRE_18;
wire
wire
       SYNTHESIZED_WIRE_19;
       SYNTHESIZED_WIRE_20;
wire
       SYNTHESIZED WIRE 21;
wire
wire
       SYNTHESIZED_WIRE_22;
wire
       SYNTHESIZED WIRE 23;
wire
       SYNTHESIZED_WIRE_24;
wire
       SYNTHESIZED WIRE 25;
```

```
wire
       SYNTHESIZED_WIRE_26;
wire
       SYNTHESIZED_WIRE_27;
wire
       SYNTHESIZED_WIRE_28;
wire
       SYNTHESIZED_WIRE_29;
       SYNTHESIZED WIRE 30;
wire
       SYNTHESIZED_WIRE_31;
wire
wire
       SYNTHESIZED_WIRE_32;
       SYNTHESIZED_WIRE_33;
wire
wire
       SYNTHESIZED_WIRE_34;
       SYNTHESIZED_WIRE_35;
wire
assign SYNTHESIZED WIRE 2 = 0;
assign SYNTHESIZED_WIRE_9 = 0;
assign SYNTHESIZED_WIRE_14 = 0;
assign SYNTHESIZED_WIRE_26 = 0;
assign P ALTERA SYNTHESIZED[0] = A[0] & B[0];
assign SYNTHESIZED_WIRE_0 = A[1] & B[0];
assign SYNTHESIZED_WIRE_1 = A[0] & B[1];
assign SYNTHESIZED_WIRE_3 = A[2] & B[0];
assign SYNTHESIZED WIRE 4 = A[1] \& B[1];
assign SYNTHESIZED_WIRE_6 = A[3] & B[0];
assign SYNTHESIZED_WIRE_7 = A[2] & B[1];
assign SYNTHESIZED_WIRE_10 = A[3] & B[1];
assign SYNTHESIZED_WIRE_13 = A[0] & B[2];
assign SYNTHESIZED_WIRE_16 = A[1] & B[2];
assign SYNTHESIZED_WIRE_19 = A[2] & B[2];
assign SYNTHESIZED WIRE 22 = A[3] & B[2];
assign SYNTHESIZED WIRE 25 = A[0] & B[3];
assign SYNTHESIZED_WIRE_28 = A[1] & B[3];
assign SYNTHESIZED_WIRE_31 = A[2] & B[3];
assign SYNTHESIZED_WIRE_34 = A[3] & B[3];
Full_Adder
              b2v_inst32(
       .A(SYNTHESIZED WIRE 0),
       .B(SYNTHESIZED_WIRE_1),
       .Cin(SYNTHESIZED_WIRE_2),
       .S(P_ALTERA_SYNTHESIZED[1]),
       .Cout(SYNTHESIZED_WIRE_5));
Full Adder
              b2v_inst33(
       .A(SYNTHESIZED_WIRE_3),
       .B(SYNTHESIZED WIRE 4),
       .Cin(SYNTHESIZED WIRE 5),
       .S(SYNTHESIZED WIRE 12),
       .Cout(SYNTHESIZED_WIRE_8));
```

```
Full_Adder
              b2v_inst34(
       .A(SYNTHESIZED_WIRE_6),
       .B(SYNTHESIZED_WIRE_7),
       .Cin(SYNTHESIZED WIRE 8),
       .S(SYNTHESIZED_WIRE_15),
       .Cout(SYNTHESIZED_WIRE_11));
Full_Adder
              b2v_inst35(
       .A(SYNTHESIZED_WIRE_9),
       .B(SYNTHESIZED_WIRE_10),
       .Cin(SYNTHESIZED_WIRE_11),
       .S(SYNTHESIZED_WIRE_18),
       .Cout(SYNTHESIZED_WIRE_21));
Full_Adder
              b2v_inst36(
       .A(SYNTHESIZED_WIRE_12),
       .B(SYNTHESIZED_WIRE_13),
       .Cin(SYNTHESIZED_WIRE_14),
       .S(P_ALTERA_SYNTHESIZED[2]),
       .Cout(SYNTHESIZED_WIRE_17));
Full_Adder
              b2v_inst37(
       .A(SYNTHESIZED_WIRE_15),
       .B(SYNTHESIZED_WIRE_16),
       .Cin(SYNTHESIZED_WIRE_17),
       .S(SYNTHESIZED_WIRE_24),
       .Cout(SYNTHESIZED_WIRE_20));
Full_Adder
              b2v_inst38(
       .A(SYNTHESIZED_WIRE_18),
       .B(SYNTHESIZED_WIRE_19),
       .Cin(SYNTHESIZED WIRE 20),
       .S(SYNTHESIZED_WIRE_27),
       .Cout(SYNTHESIZED_WIRE_23));
Full_Adder
              b2v_inst39(
       .A(SYNTHESIZED_WIRE_21),
       .B(SYNTHESIZED WIRE 22),
       .Cin(SYNTHESIZED_WIRE_23),
       .S(SYNTHESIZED WIRE 30),
       .Cout(SYNTHESIZED_WIRE_33));
```

```
Full_Adder
              b2v_inst40(
       .A(SYNTHESIZED_WIRE_24),
       .B(SYNTHESIZED_WIRE_25),
       .Cin(SYNTHESIZED_WIRE_26),
       .S(P_ALTERA_SYNTHESIZED[3]),
       .Cout(SYNTHESIZED_WIRE_29));
Full_Adder
              b2v_inst41(
       .A(SYNTHESIZED_WIRE_27),
       .B(SYNTHESIZED_WIRE_28),
       .Cin(SYNTHESIZED_WIRE_29),
       .S(P_ALTERA_SYNTHESIZED[4]),
       .Cout(SYNTHESIZED_WIRE_32));
Full_Adder
              b2v_inst42(
       .A(SYNTHESIZED_WIRE_30),
       .B(SYNTHESIZED_WIRE_31),
       .Cin(SYNTHESIZED_WIRE_32),
       .S(P_ALTERA_SYNTHESIZED[5]),
       .Cout(SYNTHESIZED_WIRE_35));
Full_Adder
              b2v_inst43(
       .A(SYNTHESIZED_WIRE_33),
       .B(SYNTHESIZED_WIRE_34),
       .Cin(SYNTHESIZED_WIRE_35),
       .S(P_ALTERA_SYNTHESIZED[6]),
       .Cout(P_ALTERA_SYNTHESIZED[7]));
assign P = P_ALTERA_SYNTHESIZED;
endmodule
```