Porting ZFINX Support on RISC-V GNU Toolchain

PLCT实验室 陈嘉炜

2020.11.20

项目地址:

https://github.com/pz9115/riscv-binutils-gdb/tree/riscv-binutils-2.35-zfinx


https://github.com/pz9115/riscv-gcc/tree/riscv-gcc-10.2.0-zfinx

持续跟新中



RISC-V GNU Tool Chain Components






From EMBECOSM.CO COPYRIGHT resevered:

https://www.youtube.com/watch?v=RT0GqJySnBc&feature=youtu.be





RISC-V GCC简介:

riscv-gcc/gcc/common/config/riscv/riscv-common.c commit c9cb50e

RISC-V GCC文件目录:

主要修改的文件有一

constraints.md(条件约束)

riscv.c(ABI 定义)

riscv.h(寄存器、参数定义)

riscv.md(指令模板)

```
root@plct:~/riscv-gnu-toolchain/riscv-gcc/gcc/config/riscv# tree -s
                  constraints.md
           2663]
           1171]
                  elf.h
           1974]
                  freebsd.h
           2742]
                  generic.md
                  linux.h
           2317]
           6797]
                  multilib-generator
           1620]
                  peephole.md
           4860]
                  pic.md
                  predicates.md
           6734]
                  riscv-builtins.c
           93841
         160700]
                  riscv.c
           2647]
                  riscv-c.c
                  riscv-cores.def
           2094]
           1179]
                  riscv-d.c
                  riscv-ftypes.def
           1155]
          34994]
                  riscv.h
          76327]
                  riscv.md
                  riscv-modes.def
            861]
           4358] riscv.opt
                  riscv-opts.h
           1417]
            835] riscv-passes.def
           4386]
                  riscv-protos.h
                  riscv-shorten-memrefs.c
           5117]
          15235]
                  riscv-sr.c
           1269] rtems.h
                  sifive-7.md
           3794]
                  sync.md
           6751]
           1119 | t-elf-multilib
            232] t-linux
           2014] t-linux-multilib
           1094] t-riscv
           1188] t-rtems
            465] t-withmultilib
                  t-withmultilib-generator
           1846]
                  withmultilib.h
```

寄存器类型、XLEN(位长)约束

```
;; Zfinx support need refuse FP regs
(define register constraint "f"
  "TARGET HARD FLOAT ? (TARGET ZFINX ? GR REGS : FP REGS) : NO REGS"
  "A floating-point register (if available).")
;; General constraints
(define constraint "I"
  "An I-type 12-bit signed immediate."
  (and (match_code "const_int")
       (match test "SMALL OPERAND (ival)")))
(define constraint "J"
  "Integer zero."
  (and (match_code "const_int")
       (match_test "ival == 0")))
(define constraint "K"
  "A 5-bit unsigned immediate for CSR access instructions."
  (and (match_code "const_int")
       (match_test "IN_RANGE (ival, 0, 31)")))
(define constraint "L"
  "A U-type 20-bit signed immediate."
  (and (match_code "const_int")
       (match test "LUI OPERAND (ival)")))
```

riscv.c ABI定义、参数符

```
/* This is the new ABI, which is the same for C++ and C. */
 unsigned num_int_new = 0, num_float_new = 0;
 int n_new = riscv_flatten_aggregate_argument (type, fields, true);
 for (int i = 0; i < n_new; i++)</pre>
      num_float_new += SCALAR_FLOAT_TYPE_P (fields[i].type);
      num_int_new += INTEGRAL_TYPE_P (fields[i].type);
  (UNITS PER FP ARG > (TARGET HARD FLOAT ? UNITS PER FP REG : 0))
 error ("reg
        UNITS_PER_FP_ARG > 8 ? 'Q' : (UNITS_PER_FP_ARG > 4 ? 'D' : 'F'));
if (TARGET_RVE && riscv_abi != ABI_ILP32E)
 error ("rv32e requires ilp32e ABI");
// Zfinx only supports floating-point arguments in X-registers.
```

riscv.h

寄存器表与值

XLEN、ABI对应关系

```
#define REGISTER_NAMES
{ "zero","ra", "sp", "gp", "tp", "t0", "t1", "t2",
    "s0", "s1", "a0", "a1", "a2", "a3", "a4", "a5",
    "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7",
    "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6",
    "ft0", "ft1", "ft2", "ft3", "ft4", "ft5", "ft6", "ft7",
    "fs0", "fs1", "fa0", "fa1", "fa2", "fa3", "fa4", "fa5",
    "fa6", "fa7", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7",
    "fs8", "fs9", "fs10", "fs11", "ft8", "ft9", "ft10", "ft11",
    "arg", "frame", }
```

```
#define XLEN_SPEC \
    "%{march=rv32*:32}" \
    "%{march=rv64*:64}" \

#define ABI_SPEC \
    "%{mabi=ilp32:ilp32}" \
    "%{mabi=ilp32e:ilp32e}" \
    "%{mabi=ilp32f:ilp32f}" \
    "%{mabi=ilp32d:ilp32d}" \
    "%{mabi=lp64:lp64}" \
    "%{mabi=lp64f:lp64f}" \
    "%{mabi=lp64d:lp64d}" \
```

riscv.h

OPCODE_MASK

riscv.md

RTL模板, 用于汇编指令生成

```
ADDITION
(define insn "add<mode>3"
 [(set (match_operand:ANYF
                                  0 "register operand" "=f")
       (plus:ANYF (match operand:ANYF 1 "register operand" " f")
                 (match_operand:ANYF 2 "register_operand" " f")))]
 "TARGET HARD FLOAT"
 "fadd.<fmt>\t%0,%1,%2"
 [(set_attr "type" "fadd")
  (set_attr "mode" "<UNITMODE>")])
(define insn "addsi3"
 [(set (match operand:SI
                               0 "register_operand" "=r,r")
       (plus:SI (match_operand:SI 1 "register_operand" " r,r")
               { return TARGET 64BIT ? "add%i2w\t%0,%1,%2" : "add%i2\t%0,%1,%2"; }
 [(set attr "type" "arith")
  (set_attr "mode" "SI")])
```

RISC-V BINUTILS简介:

要修改BINUTILS支持RISC-V-ZFINX扩展指令

```
root@plct:~/test# /opt/riscv/bin/riscv64-unknown-elf-readelf fo.elf -h
ELF Header:
 Magic: 7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00
 Class:
                                   ELF64
 Data:
                                   2's complement, little endian
                                   1 (current)
 Version:
 OS/ABI:
                                   UNIX - System V
  ABI Version:
 Type:
                                   EXEC (Executable file)
 Machine:
                                   RISC-V
 Version:
                                   0x1
  Entry point address:
                                   0x100c2
  Start of program headers:
                                   64 (bytes into file)
 Start of section headers:
                                   130224 (bytes into file)
                                   0x5, RVC, zfinx ABI
 Flags:
  Size of this header:
                                   64 (bytes)
  Size of program headers:
                                   56 (bytes)
 Number of program headers:
  Size of section headers:
                                   64 (bytes)
  Number of section headers:
  Section header string table index: 22
```

ELF header添加:

/riscv-binutils/bfd/elfnn-riscv.c /riscv-binutils/bfd/elfxx-riscv.c

commit db46cc8

```
riscv float abi string (flagword flags)
  switch (flags & EF RISCV FLOAT ABI)
    case EF RISCV FLOAT ABI SOFT:
      return "soft-float":
      break:
    case EF RISCV FLOAT ABI SINGLE:
      return "single-float";
      break;
    case EF RISCV FLOAT ABI DOUBLE:
      return "double-float";
      break;
    case EF RISCV FLOAT ABI QUAD:
      return "quad-float";
      break:
    case EF RISCV ZFINX ABI:
      return "zfinx";
      break:
    default:
      abort ();
```

```
/* First letter must start with i, e or g. */
switch (*p)
    case 'i':
      p = riscv parsing subset version (rps,
                                        march,
                                         ++p,
                                        &major version,
                                        &minor version,
                                        /* std ext p= */TRUE,
                                        &use_default_version);
      /* Find the default version if needed. */
      if (use default version
          && rps->get default version != NULL)
        rps->get default version ("i",
                                  &major version,
                                  &minor version);
      riscv add subset (rps->subset list, "i",
                        major version, minor version);
      break;
    case 'e':
      p = riscv parsing subset version (rps,
                                        march.
                                         ++p,
                                        &major version,
                                        &minor version,
                                        /* std ext_p= */TRUE,
                                        &use_default_version);
```

/riscv-binutils/include/elf/riscv.h

ABI_CODE (待定)

```
/* Which floating-point ABI a file uses. */
#define EF RISCV FLOAT ABI 0x0006
/* File uses the soft-float ABI. */
#define EF RISCV_FLOAT_ABI_SOFT 0x0000
/* File uses the zfinx ABI. */
#define EF RISCV ZFINX ABI 0x000A
/* File uses the single-float ABI. */
#define EF RISCV FLOAT ABI SINGLE 0x0002
/* File uses the double-float ABI. */
#define EF RISCV FLOAT ABI DOUBLE 0x0004
/* File uses the quad-float ABI. */
#define EF RISCV FLOAT ABI QUAD 0x0006
/* File uses the 32E base integer instruction. */
#define EF RISCV RVE 0x0008
```

/riscv-binutils/include/gas/riscv.h

```
/* All RISC-V instructions belong to at least one of these classes. */
enum riscv_insn_class
  INSN_CLASS_NONE,
  INSN_CLASS_I,
  INSN_CLASS_C,
  INSN CLASS A,
  INSN_CLASS_M,
  INSN_CLASS_F,
  INSN_CLASS_D,
  INSN_CLASS_ZFINX,
  INSN_CLASS_D_AND_C,
  INSN_CLASS_F_AND_C,
  INSN_CLASS_ZFINX_AND_C,
  INSN CLASS Q,
 };
```

/riscv-binutils/gas/config/tc-riscv.c

```
INSERT OPERAND (CRS1S, *ip, regno % 8);
 continue;
case 'D': /* Floating-point RS2 x8-x15. */
 if (!reg_lookup (&s, RCLASS_FPR, &regno)
     || !(regno >= 8 && regno <= 15))
   break:
 INSERT OPERAND (CRS2S, *ip, regno % 8);
 continue;
case 'T': /* Floating-point RS2. */
 if (!reg lookup (&s, RCLASS FPR, &regno))
   break;
 INSERT OPERAND (CRS2, *ip, regno);
 continue:
```

```
case 's':
    INSERT_OPERAND (RS1, *ip, regno);
    break;
case 'd':
    INSERT_OPERAND (RD, *ip, regno);
    break;
case 't':
    INSERT_OPERAND (RS2, *ip, regno);
    break;
case 'r':
    INSERT_OPERAND (RS3, *ip, regno);
    break;
case 'r':
    INSERT_OPERAND (RS3, *ip, regno);
    break;
```

```
/riscv-binutils/opcodes/riscv-opc.c (编码)
/riscv-binutils/opcodes/riscv-dis.c (解码)
```

```
{"fadd.s",
                                "D,S,T", MATCH_FADD_S | MASK_RM, MASK_FADD_S | MASK_RM, match_opcode, 0 },
              0, INSN CLASS F,
{"fadd.s",
              0, INSN_CLASS_F, "D,S,T,m", MATCH_FADD_S, MASK_FADD_S, match_opcode, 0 },
{"fadd.s",
              0, INSN_CLASS_ZFINX, "d,s,t", MATCH_FADD_S | MASK_RM, MASK_FADD_S | MASK_RM, match_opcode, 0 },
              0, INSN_CLASS_ZFINX, "d,s,t,m", MATCH_FADD_S, MASK_FADD_S, match_opcode, 0 },
{"fadd.s",
{"fsub.s",
              0, INSN_CLASS_F, "D,S,T", MATCH_FSUB_S | MASK_RM, MASK_FSUB_S | MASK_RM, match_opcode, 0 },
{"fsub.s",
              0, INSN_CLASS_F, "D,S,T,m", MATCH_FSUB_S, MASK_FSUB_S, match_opcode, 0 },
{"fsub.s",
              0, INSN_CLASS_ZFINX, "d,s,t", MATCH_FSUB_S | MASK_RM, MASK_FSUB_S | MASK_RM, match_opcode, 0 },
{"fsub.s",
              0, INSN CLASS ZFINX, "d,s,t,m", MATCH FSUB S, MASK FSUB S, match opcode, 0 },
```

OP_NAME, XLEN, INSN_CLASS, OP_FUN, OP_MASK, MATCH_FUN, PINFO

谢谢