VxWorks on RISC-V: What we've learned about LLVM RISC-V toolchain







VxWorks 7 RISC-V Architecture Support Status

Wind River is going to officially support RISC-V architecture in the upcoming VxWorks 7 SR0650 release on July 17th.

- Support RV32I / RV64I plus optional extensions (MAFDC) and arbitrary combinations, SV32/SV39/SV48 + ASID MMU
- 2 Support using Workbench for graphical debugging kernel and user applications (single stepping, breakpoint, etc)
- 3 LLVM 10.0.0 + GNU binutils 2.34 toolchain (GCC was supported in last year's EAR, and will be no longer supported in the GA release)
- 4 Support using QEMU 5.0.0 virt / sifive_u machines to do fast simulation / emulation
- 5 Support OpenSBI v0.7 + U-Boot v2020.07

Last November, an EAR (Early Access Release) was released to support RISC-V, and the compiler used was GCC 8.3.0. Starting from March this year, we started to switch the compiler to LLVM.

- 1 Initially LLVM 9.0.0, the latest LLVM release at that time, was used. This version is the first version that officially supports RISC-V.
- There are some issues with this LLVM release, for example when compiling the following codes:

```
void foo (char* cond)
{
    *cond = 0;
}
$ clang --target=riscv64 -march=rv64imafdc -mabi=lp64d -funwind-tables -c -o a.o a.c
$ ldriscv -m elf64lriscv --oformat=elf64-littleriscv a.o
ldriscv: error in a.o(.eh_frame); no .eh_frame_hdr table will be created
```

Besides, the -mcmodel that LLVM supports is incompatible with GCC. GCC is using medlow / medany, while LLVM is using small / medium.

- Later we found that issues like above have already been fixed in the LLVM 10.0.0 release.

 After LLVM 10.0.0 was officially released on Mar 24, in late April, we started to shift our work to the latest 10.0.0.
- Another thing that is worth mentioning is that LLVM behaves differently when handling global variables with initial value of 0. Unlike GCC which puts these variables into .data section, LLVM is so "smart" to put them all in the .bss section.

Clang crashes when compiling codes that have a call to __builtin_thread_pointer()

We have codes like below to get the value of TP register, with the help of __builtin_thread_pointer()

```
void * _start()
{
    char * tp = __builtin_thread_pointer();
    return tp;
}
$ clang --target=riscv64 -march=rv64imafdc -mabi=lp64d -c -o a.o a.c
```

Reported a bug to the LLVM community, see:

https://bugs.llvm.org/show_bug.cgi?id=45303

and submitted the bug fix (https://bugs.llvm.org/b76828) (merged)

Preprocessed source(s) and associated run script(s) are located at: clang: note: diagnostic msg: /tmp/tp-86ca29.c clang: note: diagnostic msg: /tmp/tp-86ca29.sh clang: note: diagnostic msg:

@lenary from LLVM community discussed this issue with @kito-cheng from GCC community, and they both agreed to introduce __builtin_thread_pointer() for the RISC-V target in GCC and LLVM.

Under certain conditions, clang with "-O2" optimization wrongly generates a "lwu" instruction

```
int _start(int * pAddr)
                                                                           0000000000100b0 <_start>:
                                                                             100b0:
                                                                                       00056583
                                                                                                             a1,0(a0)
                                                                                                      lwu
                                                                             100b4:
                                                                                       80000637
                                                                                                             a2,0x80000
  int val;
                                                                             100b8:
                                                                                       4685
                                                                                                             a3,1
  int count;
                                                                             100ba:
                                                                                       1605272f
                                                                                                      Ir.w.aqrl a4,(a0)
                                                                             100be:
                                                                                       00b71563
                                                                                                             a4,a1,100c8 < start+0x18>
  val = *pAddr;
                                                                             100c2:
                                                                                       1ed527af
                                                                                                      sc.w.aqrl a5,a3,(a0)
  count = val & 0x7FFFFFF;
                                                                             100c6:
                                                                                       fbf5
                                                                                                             a5,100ba < start+0xa>
  __sync_bool_compare_and_swap(pAddr, val, 1);
                                                                             100c8:
                                                                                                      addiw a0,a2,-1
                                                                                       fff6051b
  return count;
                                                                             100cc:
                                                                                       8d6d
                                                                                                              a0,a0,a1
                                                                                                      and
                                                                             100ce:
                                                                                       8082
                                                                                                      ret
$ clang --target=riscv64 -march=rv64imafdc -mabi=lp64d -O2 -c a.c -o a.o
```

Actually back to February, there was a bug fix submitted in the community:

[LegalizeTypes][RISCV] Correctly sign-extend comparison for ATOMIC_CMP_XCHG (https://reviews.llvm.org/D74453)

\$ Idriscy -m elf64lriscy --oformat=elf64-littleriscy -m elf64lriscy a.o -o a.out

Backporting this fix resolved the problem.

414

An optimization introduced in LLVM 10.0.0 leads to an UB issue exposed in our dynamic linker https://github.com/NetBSD/src/blob/trunk/libexec/ld.elf so/headers.c#L404

40079f6: begz a2,4007a04 <_rtld_digest_dynamic+0x314> } else if (use_pltrela) { obj->pltrela = (const Elf_Rela *)(obj->relocbase + pltrel); 40079f8: a4,a0,4007a04 <_rtld_digest_dynamic+0x314> obj->pltrellim = 0; 40079fc: bgeu a1,a0,4007a04 < rtld_digest_dynamic+0x314> obj->pltrelalim = (const Elf_Rela *)(obj->relocbase + pltrel + pltrelsz); /* On PPC and SPARC, at least, REL(A)SZ may include JMPREL. 4007a00: begz a3,4007a04 < rtld_digest_dynamic+0x314> Trim rel(a)lim to save time later. */ 4007a02: a1,136(s1) 410 if (obj->relalim && obj->pltrela && obj->relalim > obj->pltrela && begz s10,4007a0e < rtld digest dynamic+0x31e> 4007a04: obj->relalim <= obj->pltrelalim) obj->relalim = obj->pltrela; 413

By analyzing the codes, we figured out that a2 is obj->rela, and a3 is obj->relocbase, corresponding to obj->relalim and obj->pltrela in the if statement.

```
obj->relalim = (const Elf_Rela *)((caddr_t)obj->rela + relasz);
obj->pltrela = (const Elf_Rela *)(obj->relocbase + pltrel );
```

caddr_t is a pointer to char, so it's a pointer adding an integer. It looks there is no issue, but why when the code executes at the if statement, the integer offset is dropped and it only tests obj->rela and obj->relocbase? It turns out we hit an UB of adding a non-zero offset to a null pointer. So LLVM is very smart to utilize this UB to do an optimization: if (ptr + offset) {...} => if (ptr) {...}. In other words, "ptr + offset" is not NULL if and only if "ptr" is not NULL.

This issue cannot be reproduced in LLVM 9.0.0. There was an optimization change in LLVM 10.0.0 that led to the problem found. [InstCombine] icmp eq/ne (gep inbounds P, Idx..), null -> icmp eq/ne P, null (https://reviews.llvm.org/D66608) GCC 8.3.0 did not expose this issue, so there is still room for GCC to improve optimization (?) ©

When disabling M extension, LLVM intrinsics __udivdi3 and __udivmoddi4 call each other to form a cyclic loop

In fact there was once a bug report in the community back to September 2019: https://bugs.llvm.org/show_bug.cgi?id=43388
Unfortunately this bug was kept open and remains unfixed.

We submitted the bug fix (https://reviews.llvm.org/D80465) (merged)

When disabling F and D extension, LLVM intrinsics __fixunsdfdi calls itself to form a cyclic loop

unsigned long long cvt(double x)
{
 return (unsigned long long) x;
}

unsigned long long _start()
{
 return cvt(2.5);
}

\$ clang --target=riscv64 -march=rv64imac -mabi=lp64 -c a.c -o a.o
\$ ldriscv -m elf64lriscv --oformat=elf64-littleriscv -lllvm a.o -o a.out

```
00000000001012c < fixunsdfdi>:
  1016e:
           15d2
                          slli a1,a1,0x34
  10170:
           fcb43023
                               a1,-64(s0)
  10174:
           454010ef
                          jal ra,115c8 <__divdf3>
  10178:
           fb5ff0ef
                          jal ra,1012c <__fixunsdfdi>
  1017c:
           fca42e23
                          sw a0,-36(s0)
  10180:
           fe043503
                               a0,-32(s0)
           fdc46583
  10184:
                          lwu a1,-36(s0)
```

We submitted the bug fix to the LLVM community:

[RISCV64] emit correct lib call for fp(double) to ui/si: (https://reviews.llvm.org/D80526) (merged)

Alex (@asb) accepted the proposed fix and said:

"Thanks, this looks good to me. I wasn't aware of MakeLibCallOptions and IsSoften - I think I've wanted something like that before."

In the latest LLVM 11.0.0 development branch, there is still no libunwind support for 32-bit RISC-V.

We have to do it oursives ^_^

[RISCV] Support libunwind for riscv32: (https://reviews.llvm.org/D80690)

This review is still ongoing.

-ftrapping-math option crashes clang RISC-V backend

During testing -ffast-math option this problem was found. -ffast-math enables -fno-trapping-math implicitly, meaning the codes generated can assume no floating exception to be triggered and handled by user (divided by zero, or overflow).

We submitted the bug fix to the LLVM community:

[RISCV] Do not crash when using -ftrapping-math: (https://reviews.llvm.org/D81391)

The review is also in progress.

A bug unrelated to RISC-V: __SOFT_FP__ ?

compiler-rt/lib/builtins/fixunsdfdi.c

```
#ifndef _SOFT_FP__

// Support for systems that have hardware floating-point; can set the invalid

// flag as a side-effect of computation.

#else

// Support for systems that don't have hardware floating-point; there are no

// flags to set, and we don't want to code-gen to an unknown soft-float

// implementation.

#endif
```

We sent an email to the LLVM development mailing list, hoping someone could clarify it:

__SOFT_FP__ not defined when building compiler-rt for Soft Float

(http://lists.llvm.org/pipermail/llvm-dev/2020-June/142129.html)

Saleem Abdulrasool replied that he believed this should be a typo, and the correct macro should be __SOFTFP__ We filed a bug report (https://bugs.llvm.org/show_bug.cgi?id=46294) and submitted the bug fix (https://reviews.llvm.org/D82014).

Summary

After we switched from GCC to LLVM ...

1 On the performance part, our kernel performance benchmarking testing results show that there is no significant performance number changes.

On the static code size (text + data + bss) part, the footprint increased slightly when the compiler is changed from GNU to LLVM, by comparing kernel / applications built by the two compilers.

- 2 Why do we want to switch to LLVM?
 - It costs us a lot to maintain two compilers.
 - The same clang executable can be used to cross-compile objects for different target architectures, significantly reducing the binary size of our products.

Q&A

Wind River Press Release for RISC-V



My GitHub Homepage



Bin Meng, VxWorks Engineering Team, Wind River