RISC-V LLVM在过去一年进展

廖春玉 chunyu@iscas.ac.cn

PLCT OpenDay, 2023-12-15

LLVM小队成员简介

- 员工,现有4人
- 参与实习的同学
 - 新同学,3人
 - 现有,6人
 - o LV2+ -> LV4

2022年回顾

- 完成2021年布局项目
 - K扩展 汇编器 , intrinsic
 - Zfinx 汇编器
 - o Zmmul
- 继续维护
 - Zc*扩展
 - Zfinx codegen
 - JITLink
- 更多的参与
 - review代码
 - o 解决issue
- 仍需努力
 - ightharpoonup RVV

- 新增方向: https://github.com/llvm/llvm-project
 - RISCV子扩展
 - Zihintpause
 - Zihintntl
 - zfh,zfhmin
 - Zbpbo
 - 标量优化
 - o LLDB
 - o flang
- gollvm: https://go.googlesource.com/gollvm/
- 支持香山处理器: https://github.com/plctlab/llvm-project/tree/xiangshan
- P扩展: https://github.com/plctlab/llvm-project/tree/p-extension-andes-v1

- Upstream, https://github.com/llvm/llvm-project
 - Z*inx
 - Zca,Zcb,Zcf,Zcd,Zcmp
 - 香山 处理器定义
 - o riscy .option arch
 - XCV* 汇编器
 - Ildb RV64F,RV32FC,D,rvv register
 - flang
 - 中端/后端标量优化
 - o RVV向量优化
 - tsan

| LLDB(RV64F,RV32FC,D) InstCombine,CVP,SCCP, LoopFusion,MemorySSA RISC-V Codegen Flang Zca, Zcb | | ValueTracking,InstCombine,CVP, SCCP,LoopIdiom, CodeGenPrepare, ConstraintElim, MemoryDependencyAnalysis Flang,Openmp XCVbi,XCVsimd,XCValu RVV RISCV Codegen | |
|---|--|---|---|
| 1月- 3月 | 4月-6月 | 7月- 9月 | 10月- 12月 |
| | Ildb (rvv register) SimplifyCFG, InstCombine, ValueTracking, LVI, InstSimplify,LoopIdiom,Local Z*inx Zcmt,Zcmp RISC-V Codegen RISC-V.option arch | | ConstantRange,InstComb ine,ValueTracking,SCCP, CVP,CodeGenPrepare Flang RVV RISC-V Codegen 香山 XCVmem,XCVelw tsan |

详见: https://github.com/plctlab/PLCT-Weekly

- xtheadvector 的支持, https://github.com/ruyisdk/llvm-project
 - 完成了汇编器支持
 - 大部分intrinsic支持
 - 第一个大佬评论,https://github.com/ruyisdk/llvm-project/pull/30#issuecomment-1835712978
 - 第一个来自社区伙伴的pr , https://github.com/ruyisdk/llvm-project/pull/35

cmuellner commented 2 weeks ago ···


Oh, wow! I did not know that there is an LLVM implementation for XTheadVector. Thanks for working on this!


I haven't looked into the details here, but XTheadVector support has a few small differences to RVV 0.7.1.

We've listed them in the specification: https://github.com/T-head-Semi/thead-extension-spec/blob/master/xthea









- Corev-Ilvm, https://github.com/openhwgroup/corev-Ilvm-project
 - 至少持续一年,没有活跃开发者
 - o corev-llvm-project的intrinsic开发
 - 完成了upstream的MC开发
 - 吸引了来自全球不同公司的伙伴参与开发/测试



Jeremy Bennett 4:15 AM

♦1 Jump

Some of the CORE-V Clang/LLVM team got to meet in person for the first time at EuroLLVM 2023. From left-to-right,

@Charlie Keaney, @Chunyu Liao, @Jeremy Bennett and Lewis Revill. Charlie will be presenting a talk on the joint work between Embecosm and PLCT to add support for CV32E40Pv2 tomorrow at 12:00 UK time. I'll post a link to the video later when it is available.



● 针对RISCV的优化实例


- a. [RISCV] Fold (select setcc, setcc, setcc) into and/or instructions https://reviews.llvm.org/D150286
- b. [RISCV] Custom lower vector llvm.is.fpclass to vfclass.v https://reviews.llvm.org/D151176
- c. [SDAG][RISCV] Avoid expanding is-power-of-2 pattern on riscv32/64 with zbb https://reviews.llvm.org/D158673
- d. [CodeGenPrepare][RISCV] Remove asserting VH references before erasing the dead GEP https://reviews.llvm.org/D153194
- e. [CVP] Infer nneg on existing zext https://github.com/llvm/llvm-project/pull/72052

MultiSource/Applications/ClamAV/clamscan

- 建立了回归测试CI, https://github.com/dtcxzyw/llvm-ci
 - 886↑regression

944b300506413b8c42b64f1ba54d4225

○ 帮忙社区大佬测试pr,第一次被大佬寻求帮忙测试<u>https://github.com/llvm/llvm-project/pull/73662#issuecomment-1841104665</u>



watching this repository.

d8c1c48cd2769d4736fcdc2b2!

- 还有很多在review中的pr
- rv64ilp32
- flang , https://github.com/sihuan/llvm-work/tree/master/spec2017

2024年计划

- 继续完善现有项目
 - xtheadvector
 - o zcmt
 - 香山
 - o XCV*
 - flang
 - 0 . . .
- 继续提升RISCV
 - 标量/向量
 - 中端/后端
- 更多测试,关注更多社区

致谢

- 感谢小伙伴们
- 感谢社区大佬帮忙review
- 感谢社区伙伴帮忙bug fix

• 欢迎交流,指正,许愿~