





Optimize OpenCV for RISC-V

Google Summer of Code

Mentor: Alexander Smorkalov, Vadim Pisarevsky

Zhang Yin 2020.12.04

zhangyin2018@iscas.ac.cn

Outline


- Introduction
- Implementation
- Build and Test
- Future Work


Project Overview

- OpenCV provides a convenient method to port many optimized kernels at once to a new CPU, as long as that CPU supports SIMD/vector instructions. We use so-called Wide Universal Intrinsics for that. By adding implementation of the wide universal intrinsics for RISC-V we can make OpenCV run pretty efficiently on RISC-V architectures.
- Pull request: https://github.com/opencv/opencv/opencv/pull/18228
 This pull request has been merged into OpenCV master branch as milestone for OpenCV-4.5.1.
- Guide blogs:
 - ENG: https://plctlab.github.io/opencv/Optimize OpenCV for RISC-V.html
 - CHN: https://zhuanlan.zhihu.com/p/291207654

Project Overview

SIMD or **Vector Architecture**






Backend

SIMD or Vector Architecture

Introduction OpenCV Wide Universal Intrinsics



Introduction RISC-V ISA

- RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.
- Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use.
- A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.

RISC-VISA

Base	Version	Status	
RVWMO	2.0	Ratified	
RV32I	2.1	Ratified	
RV64I	2.1	Ratified	Base modules
RV32E	1.9	Draft	Dase modules
RV128I	1.7	Draft	
Extension	Version	Status	
\mathbf{M}	2.0	Ratified	
\mathbf{A}	2.1	Ratified	
\mathbf{F}	2.2	Ratified	
D	2.2	Ratified	
\mathbf{Q}	2.2	Ratified	
\mathbf{C}	2.0	Ratified	
Counters	2.0	Draft	
L	0.0	Draft	
B	0.0	Draft	Extension modules
J	0.0	Draft	
T	0.0	Draft	
P	0.2	Draft	
V	0.7	Draft	
\mathbf{Zicsr}	2.0	Ratified	
Zifencei	2.0	Ratified	
Zam	0.1	Draft	
Ztso	0.1	Frozen	

RISC-V is modular

- A specific RISC-V ISA contains only one base module and multiple extension modules.
- For example:RV64IMAFDCV

RISC-V "V" Vector Extension

Introduction RISC-V "V" Vector Extension (RVV)

- Being added as a standard extension to the RISC-V ISA
- Still a work in progress, so details might change before standardization
- https://github.com/riscv/riscv-v-spec
- Features:
 - Scalable
 - Dynamic vector types
 - Various vector operations

Introduction RVV Native Intrinsics

- Intrinsic generally refers to the interface of low-level assembly language in high-level programming language.
- EPI, Sipearl and Sifive published a specification for RISC-V "V" (vector) extension intrinsics, which has been adopted as a standard specification by RISC-V Foundation.
- The goal of this Intrinsic API is to make all instructions of RISC-V "V" (vector) extension accessible to C/C++.
- https://github.com/riscv/rvv-intrinsic-doc

Introduction Compiler Support — GCC

riscv/riscv-gnu-toolchain

- Branch [rvv-intrinsic] supported by SiFive.
- Current status:
 - Implement ~95% RVV intrinsic function listed in the intrinsic spec (https://github.com/riscv/rvv-intrinsic-doc)
 - FP16 supported for both vector and scalar.
 - fp16 uses __fp16 temporally, this might change in future.
 - Fractional LMUL is not implemented yet.
 - RV32 is not well supported for scalar-vector operations with SEW=64.
 - Function call with vector type is not well supported yet, arguments will be passed/returned in memory in current implementation.
 - NO auto vectorization support.
- https://github.com/riscv/riscv-gnu-toolchain

Compiler Support — Clang-LLVM

rvv-llvm supported by PLCT Lab

- Supported target RISC-V for 64-bits based on RISC-V "V" extension specification v0.9.
- Current status:
 - 10822 interfaces of RVV intrinsics are provided.
 - All assembly instructions are supported.
 - FP16 is not supported.
 - NO auto vectorization support.
- https://github.com/isrc-cas/rvv-llvm

Cross-Compilation Environment

Added RISC-V(RVV) Backend information in following files:

```
cmake/OpenCVCompilerOptimizations.cmake
modules/core/include/opencv2/core/cv_cpu_dispatch.h
modules/core/include/opencv2/core/cv_cpu_helper.h
modules/core/include/opencv2/core/cvdef.h
modules/core/src/system.cpp
```

Added a simple test for RVV instruction checks:

```
cmake/checks/cpu_rvv.cpp
```

Added toolchain files for target RISC-V with GCC/Clang:

```
platforms/linux/riscv64-gcc.toolchain.cmake platforms/linux/riscv64-clang.toolchain.cmake
```

Cross-Compilation Environment

• riscv64-gcc.toolchain.cmake


```
set(CMAKE_SYSTEM_NAME Linux)
set(CMAKE_SYSTEM_PROCESSOR riscv64)
set(RISCV_GCC_INSTALL_ROOT /opt/RISCV CACHE PATH "Path to GCC for RISC-V cross compiler installation directory")
set(CMAKE_SYSROOT ${RISCV_GCC_INSTALL_ROOT}/sysroot CACHE PATH "RISC-V sysroot")
set(CMAKE_C_COMPILER ${RISCV_GCC_INSTALL_ROOT}/bin/riscv64-unknown-linux-gnu-gcc)
set(CMAKE_CXX_COMPILER ${RISCV_GCC_INSTALL_ROOT}/bin/riscv64-unknown-linux-gnu-g++)
# Don't run the linker on compiler check
set(CMAKE_TRY_COMPILE_TARGET_TYPE STATIC_LIBRARY)
set(CMAKE_C_FLAGS "-march=rv64gcv_zvqmac ${CMAKE_C_FLAGS}")
set(CMAKE_CXX_FLAGS "-march=rv64gcv_zvqmac ${CXX_FLAGS}")
set(CMAKE_FIND_ROOT_PATH ${CMAKE_SYSROOT})
set(CMAKE_FIND_ROOT_PATH_MODE_PROGRAM NEVER)
set(CMAKE_FIND_ROOT_PATH_MODE_LIBRARY ONLY)
set(CMAKE_FIND_ROOT_PATH_MODE_INCLUDE ONLY)
set(CMAKE_FIND_ROOT_PATH_MODE_PACKAGE ONLY)
```

ImplementationCross-Compilation Environment

• riscv64-clang.toolchain.cmake

```
set(CMAKE_SYSTEM_NAME Linux)
set(CMAKE_SYSTEM_PROCESSOR riscv64)
set(RISCV_CLANG_BUILD_ROOT /opt/rvv-llvm CACHE PATH "Path to CLANG for RISC-V cross compiler build directory")
set(RISCV_GCC_INSTALL_ROOT /opt/RISCV CACHE PATH "Path to GCC for RISC-V cross compiler installation directory")
set(CMAKE SYSROOT ${RISCV GCC INSTALL ROOT}/sysroot CACHE PATH "RISC-V sysroot")
set(CLANG TARGET TRIPLE riscv64-unknown-linux-gnu)
set(CMAKE_C_COMPILER ${RISCV_CLANG_BUILD_ROOT}/bin/clang)
set(CMAKE_C_COMPILER_TARGET ${CLANG_TARGET_TRIPLE})
set(CMAKE_CXX_COMPILER ${RISCV_CLANG_BUILD_ROOT}/bin/clang++)
set(CMAKE_CXX_COMPILER_TARGET ${CLANG_TARGET_TRIPLE})
set(CMAKE_ASM_COMPILER ${RISCV_CLANG_BUILD_ROOT}/bin/clang)
set(CMAKE_ASM_COMPILER_TARGET ${CLANG_TARGET_TRIPLE})
# Don't run the linker on compiler check
set(CMAKE_TRY_COMPILE_TARGET_TYPE STATIC_LIBRARY)
set(CMAKE_C_FLAGS "-march=rv64gcv0p9 -menable-experimental-extensions --gcc-toolchain=${RISCV_GCC_INSTALL_ROOT} -w
${CMAKE_C_FLAGS}")
set(CMAKE_CXX_FLAGS "-march=rv64gcv0p9 -menable-experimental-extensions --gcc-toolchain=${RISCV_GCC_INSTALL_R00T} -w ${CXX_FLAGS}")
set(CMAKE_FIND_ROOT_PATH ${CMAKE_SYSROOT})
set(CMAKE_FIND_ROOT_PATH_MODE_PROGRAM NEVER)
set(CMAKE_FIND_ROOT_PATH_MODE_LIBRARY ONLY)
set(CMAKE_FIND_ROOT_PATH_MODE_INCLUDE ONLY)
set(CMAKE FIND ROOT PATH MODE PACKAGE ONLY)
```

Implementation Method



Implementation Vector Types

Universal Intrinsics (Fixed 128 bits)	Native Intrinsics (VLEN = 128)
v_uint8x16	 vuint8m1_t
v_int8x16	 vint8m1_t
v_uint16x8	 vuint16m1_t
v_int16x8	 vint16m1_t
v_uint32x4	 vuint32m1_t
v_int32x4	 vint32m1_t
v_uint64x2	 vuint64m1_t
v_int64x2	 vint64m1_t
v_float32x4	 vfloat32m1_t
v_float64x2	 vfloat64m1_t

Vector Operations

Most operations are implemented only for some subset of the available types, following matrices shows the applicability of different operations to the types.

Regular integers:

Operations\Types	uint 8x16	int 8x16	uint 16x8	int 16x8	uint 32x4	int 32x4
load, store	x	x	x	x	x	х
interleave	x	x	x	x	x	х
expand	x	x	x	x	x	х
expand_low	x	x	x	x	x	x
expand_high	x	x	x	x	x	х
expand_q	x	x				
add, sub	x	x	x	x	x	х
add <i>wrap, sub</i> wrap	x	x	x	x		
mul_wrap	x	x	x	x		
mul	x	x	x	x	x	х
mul_expand	x	x	x	x	x	
compare	x	x	x	x	x	х
shift			x	x	x	х
dotprod				x		х
dotprod_fast				x		х
dotprod_expand	x	x	x	x		х
dotprod <i>expand</i> fast	x	x	x	x		х

logical	x	x	x	x	x	x
min, max	x	x	x	x	x	x
absdiff	x	x	x	x	x	x
absdiffs		x		x		
reduce	x	x	x	x	x	x
mask	x	x	x	x	x	x
pack	x	x	x	x	x	x
pack_u	x		x			
pack_b	x					
unpack	x	x	x	x	x	x
extract	x	x	x	x	x	x
rotate (lanes)	x	x	x	x	x	x
cvt_flt32						x
cvt_flt64						x
transpose4x4					x	x
reverse	x	х	x	х	x	х
extract_n	x	x	x	х	x	х
broadcast_element					x	x

Vector Operations

Most operations are implemented only for some subset of the available types, following matrices shows the applicability of different operations to the types.

Big integers:

Operations\Types	uint 64x2	int 64x2
load, store	x	x
add, sub	x	x
shift	x	x
logical	x	x
reverse	x	x
extract	x	x
rotate (lanes)	x	x
cvt_flt64		x
extract_n	x	x

Floating point:

Operations\Types	float 32x4	float 64x2
load, store	x	x
interleave	x	
add, sub	x	x
mul	x	x
div	x	x
compare	x	x
min, max	x	x
absdiff	x	x
reduce	x	
mask	x	x
unpack	x	x
cvt_flt32		x
cvt_flt64	x	
sqrt, abs	x	x
float math	x	x
transpose4x4	x	
extract	х	х
rotate (lanes)	х	х
reverse	x	x
extract_n	х	х
broadcast_element	x	

Vector Operations

Load and store operations

These operations allow to set contents of the register explicitly or by loading it from some memory block and to save contents of the register to memory block.

- Constructors:

```
@ref v_reg::v_reg(const _Tp *ptr) "from memory",
@ref v_reg::v_reg(_Tp s0, _Tp s1) "from two values", ...
```

- Other create methods:

```
@ref v_setall_s8, @ref v_setall_u8, ...,
@ref v_setzero_u8, @ref v_setzero_s8, ...
```

- Memory operations:

```
@ref v_load, @ref v_load_aligned, @ref v_load_low, @ref v_load_halves, @ref v_store, @ref v_store_aligned,@ref v_store_high, @ref v_store_low
```

Vector Operations

Load and store operations

These operations allow to set contents of the register explicitly or by loading it from some memory block and to save contents of the register to memory block.



Vector Operations

Arithmetic, bitwise and comparison operations

Element-wise binary and unary operations.

- Arithmetics:

```
@ref operator +(const v_reg &a, const v_reg &b) "+",
@ref operator -(const v_reg &a, const v_reg &b) "-",
@ref operator *(const v_reg &a, const v_reg &b) "*",
@ref operator /(const v_reg &a, const v_reg &b) "/",
@ref v_mul_expand
```


- Comparison:

```
@ref operator >(const v_reg &a, const v_reg &b) ">",
@ref operator >=(const v_reg &a, const v_reg &b) ">=",
@ref operator <(const v_reg &a, const v_reg &b) "<",
@ref operator <=(const v_reg &a, const v_reg &b) "<=",
@ref operator==(const v_reg &a, const v_reg &b) "==",
@ref operator!=(const v_reg &a, const v_reg &b) "!="</pre>
```

Vector Operations

Arithmetic, bitwise and comparison operations

Element-wise binary and unary operations.



Vector Operations

Macro for Overload

```
#define OPENCV_HAL_IMPL_RVV_INIT_INTEGER(_Tpvec, _Tp, suffix1, suffix2) \
inline v_##_Tpvec v_setzero_##suffix1() { return v_##_Tpvec(vzero_##suffix2##m1()); } \
inline v_##_Tpvec v_setall_##suffix1(_Tp v) { return v_##_Tpvec(vmv_v_x_##suffix2##m1(v)); }

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(uint8x16, uchar, u8, u8)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(int8x16, schar, s8, i8)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(uint16x8, ushort, u16, u16)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(int16x8, short, s16, i16)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(uint32x4, unsigned, u32, u32)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(int32x4, int, s32, i32)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(uint64x2, uint64, u64, u64)

OPENCV_HAL_IMPL_RVV_INIT_INTEGER(int64x2, int64, s64, i64)
```

Vector Operations

Some intrinsics cannot match directly

Vector Operations

Some compiler-unsupported native vector types and intrinsics

```
struct vuint8mf2_t
    uchar val[8] = \{0\};
    vuint8mf2_t() {}
    vuint8mf2_t(const uchar* ptr)
        for (int i = 0; i < 8; ++i)
            val[i] = ptr[i];
struct vint8mf2_t
    schar val[8] = \{0\};
    vint8mf2_t() {}
    vint8mf2_t(const schar* ptr)
        for (int i = 0; i < 8; ++i)
            val[i] = ptr[i];
```

Build and Test

Compiler and toolchain Build

• riscv-gnu-toolchain build:

```
git clone https://github.com/riscv/riscv-gnu-toolchain cd riscv-gnu-toolchain git checkout rvv-intrinsic git submodule update --init --recursive ./configure --prefix=/opt/RISCV --with-arch=rv64gcv_zfh --with-abi=lp64d make linux build-qemu -j$(nproc)
```

• rvv-llvm build:

```
git clone https://github.com/isrc-cas/rvv-llvm.git
cd /opt
mkdir rvv-llvm && cd rvv-llvm
cmake -DLLVM_TARGETS_TO_BUILD="X86;RISCV" -DLLVM_ENABLE_PROJECTS=clang
-G "Unix Makefiles" ../../rvv-llvm/llvm
make -j$(nproc)
```

Build and Test OpenCV Build for RISC-V

• Use riscv-gnu-toolchain as compiler:

```
git clone https://github.com/opencv/opencv
cd opencv
git checkout rvv
mkdir build && cd build
cmake -DCMAKE_TOOLCHAIN_FILE=../platforms/linux/riscv64-gcc.toolchain.cmake ../
make -j$(nproc)
```

• Use Clang-LLVM as compiler:

```
git clone https://github.com/opencv/opencv
cd opencv
git checkout rvv
mkdir build && cd build
cmake -DCMAKE_TOOLCHAIN_FILE=../platforms/linux/riscv64-clang.toolchain.cmake ../
make -j$(nproc)
```

Build and Test HAL testing

• Use QEMU simulator for test:

```
/opt/RISCV/bin/qemu-riscv64 -cpu rv64,x-v=true opencv/build/bin/opencv_test_core -
gtest_filter=hal*
```

• Result:

```
[------] Global test environment tear-down
[ SKIPSTAT ] 3 tests skipped
[ SKIPSTAT ] TAG='skip_other' skip 3 tests
[=======] 23 tests from 3 test cases ran. (140 ms total)
[ PASSED ] 23 tests.
```

All HAL tests passed

Build and Test HAL testing

• Use QEMU simulator for test:

/opt/RISCV/bin/qemu-riscv64 -cpu rv64,x-v=true opencv/build/bin/opencv_test_core

• Result:

```
[------] Global test environment tear-down
[ SKIPSTAT ] 11 tests skipped
[ SKIPSTAT ] TAG='mem_6gb' skip 1 tests
[ SKIPSTAT ] TAG='skip_other' skip 10 tests
[========] 11493 tests from 244 test cases ran. (3237199 ms total)
[ PASSED ] 11472 tests.
```

11472 core tests passed

Future Work

Current Issues

In-memory implementation for vector types

```
struct v_uint8x16
    typedef uchar lane_type;
    enum { nlanes = 16 };
    v_uint8x16() {}
    explicit v_uint8x16(vuint8m1_t v)
        vse8_v_u8m1(val, v);
    v_uint8x16(uchar v0, uchar v1, uchar v2, uchar v3, uchar v4, uchar v5, uchar v6, uchar v7,
               uchar v8, uchar v9, uchar v10, uchar v11, uchar v12, uchar v13, uchar v14, uchar v15)
        uchar v[] = \{v0, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, v14, v15\};
        for (int i = 0; i < nlanes; ++i)</pre>
            val[i] = v[i];
    operator vuint8m1_t() const
        return vle8_v_u8m1(val);
    uchar get0() const
        return val[0];
    uchar val[16];
};
```

Future Work

Current Issues

In-memory implementation for vector types

- •RVV vectors are scalable. The size of RVV vector type is unknown at compilation time. VLEN is determined at runtime.
- https://github.com/riscv/riscv-gnu-toolchain/issues/701
- Reading and writing memory will affect the computational efficiency.
- Solutions:
 - A new framework of Wide Universal Intrinsics to fit vector length agnostic architectures.
 - Non-scalable support for RVV from compiler side.

Future Work

Summary

- Achievements:
 - Added RISC-V backend for OpenCV.
 - Implemented all the Wide Universal Intrinsics based on RVV.
 - Successfully built OpenCV for target RISC-V with GCC/Clang-LLVM.
 - Passed all of the HAL accuracy tests.
 - Passed 11472 core tests.
- Future Work:
 - Pass all the core tests.
 - Performance tests and optimization.
- Community support:
 - RISC-V "V" Extension Specification
 - RVV Intrinsic Specification
 - Compiler support:
 - riscv-gnu-toolchain
 - rvv-llvm
 - Hardware support:
 - Development board that supports RISC-V "V" Extension.

References

```
GSoC Project: <a href="https://summerofcode.withgoogle.com/archive/2020/projects/4805294711898112/">https://summerofcode.withgoogle.com/archive/2020/projects/4805294711898112/</a>
Wide Universal Intrinsic: <a href="https://docs.opencv.org/master/df/d91/group_core_hal_intrin.html">https://docs.opencv.org/master/df/d91/group_core_hal_intrin.html</a>
OpenCV repository: <a href="https://github.com/opencv/opencv">https://github.com/opencv/opencv</a>
RISC-V ISA specification: <a href="https://github.com/riscv/riscv-isa-manual">https://github.com/riscv/riscv-isa-manual</a>
RISC-V "V" extension specification: <a href="https://github.com/riscv/riscv-v-spec">https://github.com/riscv/riscv-v-spec</a>
RVV Intrinsic specification: <a href="https://github.com/riscv/rvv-intrinsic-doc">https://github.com/riscv/rvv-intrinsic-doc</a>
RISC-V GNU toolchain: <a href="https://github.com/riscv/riscv-gnu-toolchain">https://github.com/riscv/riscv-gnu-toolchain</a>
Rvv-llvm from PLCT Group: <a href="https://github.com/isrc-cas/rvv-llvm">https://github.com/isrc-cas/rvv-llvm</a>
In-memory Issue details: <a href="https://github.com/riscv/riscv-gnu-toolchain/issues/701">https://github.com/riscv/riscv-gnu-toolchain/issues/701</a>
C910 implementation for WUI: <a href="https://github.com/damonyu1989/opency/tree/master-riscv">https://github.com/damonyu1989/opency/tree/master-riscv</a>
```

Thanks!