DIGITAL MULTIPHASE

GEN 1 PROGRAMMING GUIDE

JANUARY 2020



OVERVIEW

- This guide specifies the algorithm for programming Renesas digital multiphase products via PMBus communication.
- Unless noted otherwise, timing and voltage requirements are outlined in the PMBus specification version 1.3.
- The following sections are shown in this guide:
 - Section 1: Programming new devices
 - Section 2: Reprogramming devices



Supported Devices

Device Name	Package	IC_DEVICE_ID Byte ID (Step 2b)	Hex Version (Step 2a)
ISL68124	40 LD QFN	0x1E	0x05040000
ISL68127	48 LD QFN	0x28	0x07070000
ISL68134	40 LD QFN	0x1F	0x05040000
ISL68137	48 LD QFN	0x27	0x07070000
ISL68144	40 LD QFN	0x22	0x05040000
ISL68147	48 LD QFN	0x29	0x07070000
ISL69122	40 LD QFN	0x2E	0x05040000
ISL69124	40 LD QFN	0x2B	0x05040000
ISL69125	40 LD QFN	0x2C	0x05040000
ISL69127	48 LD QFN	0x23	0x07070000
ISL69128	48 LD QFN	0x24	0x07070000
ISL69129	48 LD QFN	0x2A	0x07070000
ISL69133	40 LD QFN	0x30	0x05040000
ISL69134	40 LD QFN	0x2D	0x05040000
ISL69137	48 LD QFN	0x25	0x07070000
ISL69138	48 LD QFN	0x31	0x07070000
ISL69144	40 LD QFN	0x2F	0x05040000
ISL69147	48 LD QFN	0x26	0x07070000
ISL69158	48 LD QFN	0x32	0x05040000

This programming guide supports the devices shown in the Device Table above.



Prerequisites and Conventions

- HEX configuration files must be generated using PowerNavigator.
- The address specified within the HEX file must match the PMBus address used in the programming socket or on the board.
- In this guide, address 0x60 (7-bit format) is used in all examples.
- Data on the bus may be reversed. Follow examples for correct byte order.




Minimum Pin and Component Requirements


The following pins must be connected when programming a device:

- PMSCL and PMSDA (I²C clock and data pins). These are open drain and must be pulled to 3.3V via a resistor (1kΩ maximum).
- VCC, provided with an external 3.3V supply. A 1uF decoupling capacitor from this pin to ground is also needed.
- VCCS must be decoupled with 4.7µF or greater MLCC (X5R or better).
- Ground pin must be connected to ground.
- ADDRESS pin must have an address set resistor to ground. Connect directly to ground for address 0x60.
- Other pins may be floated.



Minimum Pin and Component Requirements






(48 LD QFN)

TOP VIEW

- VCC = 3.3V, 1uF MLCC decoupling cap to GND.
- VCCS = 4.7uF MLCC decoupling cap to GND.
- PMSCL = 4.7k to 1k pull-up to VCC
- PMSDA = 4.7k to 1k pull-up to VCC
- ADDRESS = Address set resistor (GND for address 0x60)



PMBus Communication Key



S Start Condition

Sr Repeated Start Condition

Rd Read (bit value of 1)

Wr Write (bit value of 0)

x Shown under a field indicates that that field is required to have the value of 'x'

A Acknowledge (this bit position may be '0' for an ACK or '1' for a NACK)

P Stop Condition

PEC Packet Error Code

Master-to-Slave

Slave-to-Master

... Continuation of protocol

Note: See PMBus/SMBus spec for additional details and timing requirements.



Direct Memory Access (DMA) Command Codes

Actual device programming is completed through 3 command codes:

- DMA Address (Command Code 0xF7): Used to set the register address to use with other DMA commands.
- DMA Data (Command Code 0xF5): Used to read from or write to the register selected by the DMA Address command.
- DMA Sequential (Command Code 0xF6): Used to read from or write to the register selected by the DMA Address command, then automatically increment the register address by 1.



Important Notes

- Once the first write from the HEX file to the part has occurred, the part is in programming mode. Regardless of whether programming completes or is suspended, controller VCC must be cycled to clear this mode and put the part back in normal processing mode.
- The command that causes the OTP to burn is the last line of the HEX file. Device programming can be aborted at any point before this, and no contents will be burned to OTP.
- The last byte of each line in the HEX file is a CRC8 check for that line in the file only. It does not relate to any hardware value.



SECTION 1: PROGRAMMING NEW DEVICES



PROGRAMMING ALGORITHM OVERVIEW

1. Determine number of NVM slots available. (Optional)

2. Verify device and file versions.

- a. Read and parse header data from HEX file. Go to the Step 2a section for more information.
- b. Read IC DEVICE ID from device. Verify the value matches the Device Table.
- c. Read IC DEVICE REV from device. Verify the values matches the HEX file.

3. Read and parse one line from HEX file. Write to device.

This step must be repeated for all configuration lines in the HEX file.


4. Verify programming success.

- a. Poll PROGRAMMER_STATUS register to confirm programming is complete.
- b. Read the BANK_STATUS register to confirm all configurations were programmed successfully.




Step 1a – Write to DMA Address Register

To read the number of available NVM slots, first set the DMA address, as shown below.




Step 1b – Read DMA Data Register

Next, Read the content of the register pointed to in step 1.



Step 1 – Example Waveforms



Step 2a – Parse Header in HEX File

- The first 5 lines in the HEX file (starting with 0x49) are part of the HEX file header and should not be written to the device.
- The HEX header contains IC_DEVICE_ID, IC_DEVICE_REV and HEX_VERSION information.
 - IC_DEVICE_ID in HEX file must match IC_DEVICE_ID read back from device (see step 2b).
 - IC_DEVICE_REV in HEX file must match IC_DEVICE_REV read back from device (see step 2c).
 - HEX_VERSION should be 0x0504000 for all X+Y=4 controllers and 0x07070000 for all X+Y=7 controllers.



Step 2a – Example HEX File


1	4907C0AD49D22D001E		
2	4907C0AE000005007A		
3	4907C000050400007F		
4	4909C001352E342E363225		
5	490BC002000001628D9EBDEF16		
6	0005C0E601000C		
7	0005C0F70001D7		
8	0007C0F6B3040000D1		
9	0007C0F60000000D8		
10	0007C0F60000000D8		
	•••		
393	0007C0F680808080DD		
394	0007C0F60000000D8		
395	0007C0F60000000D8		
396	0007C0F60000000D8		
397	0007C0F6F9110000B4		
398	0007C0F6B7DD559226		
399	0005C0E610004E		
400	000000000010		
100			

Parse first two lines and verify the HEX file was generated for the device being programmed (see steps 2b and 2c).

- Line 1 = IC_DEVICE_ID
- Line 2 = IC DEVICE REV
- Line 3 = HEX_VERSION


Value contained in file	Record Type	Command Code
IC_DEVICE_ID	0x49	0xAD
IC_DEVICE_REV	0x49	0xAE
HEX_VERSION	0x49	0x00

Step 2a – Example HEX File Header Decode






Step 2b – Read IC_DEVICE_ID from Device




Step 2b – IC_DEVICE_ID Example Waveform



Step 2c – Read IC_DEVICE_REV from Device



Step 2c – Example Waveforms




Step 2d – Compare data to HEX file

- If the IC_DEVICE_DE, IC_DEVIC_REV bytes in the HEX file match the bytes ready back from the device, proceed to step 3.
- If they do not match, the HEX file was generated for a different device and device programming should be halted.

Step 3 – Parse HEX File and Write to Hardware


Parse remaining lines from HEX file (all lines not starting with 0x49), and write to device

Example HEX File Line:





Step 3 – Example HEX File




Step 3: Parse and write to device all lines in HEX file that do not start with 0x49


When last line has been written to device, Step 3 is complete.

Step 3 – Example Write of HEX File Data Line

Example PMBus Command:




Step 3 – Example Write of Hex File Data Line




Step 4a – Poll PROGRAMMER_STATUS Register

To check for the completion of device programming, first write to the DMA address register as shown below then read the DMA data register until bit 0 is set to 1.




Step 4b – Poll PROGRAMMER_STATUS Register




After completing step 4a, use the DMA read command to poll register until bit 0 is set to 1.

If after 2s timeout, bit 0 has not been set to 1, the part has failed programming. See step 4c for more details.



Step 4a, 4b – Example Waveforms




Step 4c – Programming Failure To determine programming Byte 0 from Step 4b failure, take Byte 0 from Step 4b and decode using the following... **Address** D0[7:0] Sr A 0xC1 If this bit is 1, the HEX file contains more If this bit is 0, programming has failed. configurations than are available. Programming fails before OTP banks are consumed. If this bit is 1, the CRC check fails on the OTP If this bit is 1, OTP programming cannot be completed. Programming fails after OTP banks are memory. Programming fails after OTP banks are consumed. consumed. If this bit is 1, a CRC mismatch exists within the


configuration data. Programming fails before OTP banks are consumed.

Step 4c – Read BANK_STATUS Register

To read the BANK_STATUS register, first write to the DMA address register as shown below then read the DMA data register to retrieve BANK_STATUS data.




Step 4b – Read BANK_STATUS Register




Step 4b – Read BANK_STATUS Register

Every set of bank status bits will correspond to the table below:

Bank Status Bits	Description
b1000	Fail: CRC mismatch OTP
b0100	Fail: CRC mismatch RAM
b0010	Fail: Write error
b0001	Bank Written
b0000	Bank Unaffected



Step 4b – Example Waveforms



Algorithm Completion

- After successfully completing programming, 3.3V VCC must be powered down to apply changes.
- Reading the new CRC from RAM is possible after cycling VCC with a 50ms delay.

SECTION 2: REPROGRAMMING DEVICES



ALGORITHM OVERVIEW

1. Determine number of NVM slots available. (Optional)

2. Verify device and file versions.

- a. Read and parse header data from HEX file. Go to the Step 2a section for more information.
- b. Read IC_DEVICE_ID from device. Verify the value matches the Device Table.
- c. Read IC_DEVICE_REV from device. Verify the values matches the HEX file.

3. Enable full power mode or voltage regulation.

- a. If neither rail is enabled, enable full power mode on the part before programming.
- b. If one or both rails are enabled, allow the part to regulate voltage while programming.

4. Read and parse one line from HEX file. Write to device.

This step must be repeated for all configuration lines in the HEX file.


5. Verify programming success.

- a. Poll PROGRAMMER_STATUS register to confirm programming is complete.
- b. Read the BANK_STATUS register to confirm all configurations were programmed successfully.




Step 1 – Write to DMA Address Register


To read the number of available NVM slots, first write to the DMA address register as shown below then read the DMA data register.



Step 1 – Read DMA Data Register



Step 1 – Example Waveforms




Step 2a – Parse Header in HEX File

- Any line in the HEX file starting with 0x49 is not written to the device.
- Lines starting with 0x490A or 0x490B can be ignored.
- HEX_VERSION in the file must match the value in the Device Table on page 3 for the device to be programmed.


Value contained in file	Record Type	Command Code
IC_DEVICE_ID	0x49	0xAD
IC_DEVICE_REV	0x49	0xAE
HEX_VERSION	0x49	0x00

Step 2a – Example HEX File

1 4907C0AD49D22D001E 2 4907C0AE000005007A 3 4907C000050400007F 4 4909C001352E342E363225 5 490BC002000001628D9EBDEF16				
3 4907C000050400007F 4 4909C001352E342E363225 5 490BC002000001628D9EBDEF16				
4 4909C001352E342E363225 5 490BC002000001628D9EBDEF16				
5 490BC002000001628D9EBDEF16				
6 0005C0E601000C				
7 0005C0F70001D7				
8 0007C0F6B3040000D1				
9 0007C0F60000000D8				
10 0007C0F60000000D8				
393 0007C0F680808080DD				
394 0007C0F60000000D8				
395 0007C0F60000000D8				
396 0007C0F60000000D8				
397 0007C0F6F9110000B4				
398 0007C0F6B7DD559226				
399 0005C0E610004E				
400				




Step 2a – Example HEX File Header







Step 2b – Verify IC_DEVICE_ID




Step 2b – Example Waveforms



Step 2c – Verify IC_DEVICE_REV



Step 2c – Example Waveforms




Step 3 – Enable Full Power Mode or Regulation

- To program an already programmed part:
 - a. If neither rail is enabled, enable full power mode on the part before programming.
 - b. If one or both rails are enabled, allow the part to regulate voltage while programming.
- Only perform one of the above options. Do not perform both.




Step 3a – Enable Full Power Mode


To enable full power mode, first write to the DMA address register as shown below then read the DMA data register.




Step 3a – Enable Full Power Mode




Step 3a – Example Waveforms



Step 3a – Enable Full Power Mode




Step 3a – Example Waveforms




Step 3a – Enable Full Power Mode

To finish enabling full power mode, write 0x0001 to the device as shown below.



BIG IDEAS FOR EVERY SPACE


Step 3a – Example Waveforms




Step 3b – Enable Voltage Regulation

First write to the DMA address register as shown below then read the DMA data register.


If Step 3a was completed, go directly to Step 4. Do not complete Step 3b.




Step 3b – Enable Voltage Regulation



Step 3b – Example Waveforms




Step 3b – Enable Voltage Regulation




Step 3b – Enable Voltage Regulation

To finish enabling voltage regulation, write 0x0001 to the device as shown below.




Step 3b – Example Waveforms



Step 4 – Parse HEX File and Write to Hardware


Example HEX File Line:



Step 4 – Parse HEX File and Write to Hardware


Example PMBus Command:

Hex File Line Data: 0007C0F6B3040000D1



This write must be performed with **ALL** lines in the HEX file that do not start with 0x49.

Step 4 – Example Waveforms



Step 4 – Example HEX File


_				
Г	1	4907C0AD49D22D001E		
П	2	4907C0AE000005007A		In Cton 1
П	3	4907C000050400007F		In Step 4,
П	4	4909C001352E342E363225		
П	5	490BC002000001628D9EBDEF16		
П	6	0005C0E601000C		
П	7	0005C0F70001D7		
П	8	0007C0F6B3040000D1	_	
П	9	0007C0F60000000D8	←	Complete Step
П	10	0007C0F60000000D8	L	
		•••		
1.1	393	0007C0F680808080DD		
3.7	394	0007C0F60000000D8		
1	395	0007C0F60000000D8		
37	396	0007C0F60000000D8		
1	397	0007C0F6F9110000B4		
3	398	0007C0F6B7DD559226	_	
3	399	0005C0E610004E	←	Complete Step
	100	5555525135512	L	
	100			

ignore these lines. 4 for all remaining lines. 4 for the end of file line.




Step 5a – Poll PROGRAMMER_STATUS Register


To check for the completion of device programming, first write to the DMA address register as shown below then read the DMA data register until bit 0 is set to 1.




Step 5a – Poll PROGRAMMER_STATUS Register



Step 5a – Programming Failure




Step 5a – Example Waveforms




Step 5b – Read BANK_STATUS Register

To read the BANK_STATUS register, first write to the DMA address register as shown below then read the DMA data register to retrieve BANK_STATUS data.




Step 5b – Read BANK_STATUS Register




Step 5b – Read BANK_STATUS Register

Every set of bank status bits will correspond to the table below:

Bank Status Bits	Description	
b1000	Fail: CRC mismatch OTP	
b0100	Fail: CRC mismatch RAM	
b0010	Fail: Write error	
b0001	Bank Written	
b0000	Bank Unaffected	



Step 5b – Example Waveforms



Algorithm Completion

- After successfully completing programming, 3.3V VCC must be powered down to apply changes.
- Reading the new CRC from RAM is possible after cycling VCC with a 50ms delay.

BIG IDEAS FOR EVERY SPACE Renesas.com

© 2017 Renesas Electronics Corporation. All rights reserved. RENESAS CONFIDENTIAL

RENESAS