


Embedded Systems (ECE340)


Project 2

Χριστόδουλος Ζερδαλής & Τσιαντός Δημήτριος
(3531 & 3796)

Step 1: Interrupts




Generic Interrupt Controller



- Private Peripheral Interrupts (PPI)
- Software Generated Interrupts (SGI)
- Shared Peripheral Interrupts (SPI)
 - PL interrupts


Interrupt Signal Pass-through



Step 2: Code Profiling

36x36 Matrix Multiplication


Compiler Optimizations	Original Code	Efficient Code
No optimizations	35.265	29.841
O2	2.703	3.650
O3	2.658	2.443



Total size = $36 \times 36 \times 4 \times 3 = 5.184 \times 3 = 15.552$ bytes

500x500 Matrix Multiplication

Compiler Optimizations	Original Code	Efficient Code
No optimizations	103.201.279	85.048.008
O2	11.967.299	16.808.782
O3	10.869.735	13.270.360



Total size = $500 \times 500 \times 4 \times 3 = 1.000.000 \times 3 = 3.000.000$ bytes

Step 3: Custom IP


UART


ARM processor


Buttons_GPIO


Switches_GPIO


AXI_fpadder_ip




















FP Addition Testing

Hex A	Hex B	Hex Result	A (Decimal)	B (Decimal)	A + B (Decimal)
3f800000	40000000	40400000	1.0	2.0	3.0
bf800000	3f800000	0	-1.0	1.0	0.0
c2de8000	45155	450e6a00	-111.25	2.389.875	2.278.625
6b64b235	6ac49214	6ba37d9f	27.647.700.000.000.000.000.000.000.00	1.188.200.000.000.000.000.000.000.000.00	39.529.600.000.000.000.000.000.000.000.00
2ac49214	6ac49214	6ac49214	0.000.000	.000.000	0.000.000
bfc66666	3fc7ae14	3c23d700	-1.55	1.56	9.999.990.463.256.830
c565ee8b	4565ee8a	b9800000	-3.678.908.935.546.870	367.890.869.140.625	-24.414.061.999.778
447a4efa	c47a1ccd	3f48b400	10.012.340.087.890.600	-100.045.001.220.703.000	78.399.658.203.125

Step 1a

- create vivado project **lab2_simple_arm**
- create **block_design**
- add **zynq7 PS IP**
- disable all IO peripherals except **UART1, GPIO, APU timer**
- create and configure the **GPIOs** for btns and sws
- connect GPIOs with Processing System
- **assign addresses** to the inputs (btns, sws)
- generate the HDL: the **wrapper** (verilog file)
- synthesize & generate bitstream

Step 1b

- export the **hardware** (.xsa) from Vivado
- create new **vitis platform & project**
- check **heap & stack sizes**
- run lab2.c

Step 1b. a

- **polling vs interrupts**
- **non-maskable vs maskable** interrupts
- **interrupt controller** and priorities (GIC)
- interrupt types

Step 1b. b

- Enable interrupts in buttons GPIO
- Connect interrupts from button to the Zynq PS
- Implement adder functionality in C